Xenergic's SRAM For Next Generation Of Ultra-Low Power Products
December 14, 2020 -- Xenergic was selected by Bosch Sensortec to provide ultra-low power SRAM for their sensing solutions based on microelectromechanical systems (MEMS). Bosch Sensortec GmbH, a fully owned subsidiary of Robert Bosch GmbH, develops and markets a wide portfolio of microelectromechanical systems (MEMS) sensors and solutions tailored for smartphones, tablets, wearables and hearables, AR/VR devices, drones, robots, smart home and IoT (Internet of Things) applications.
Xenergic’s memory solution will enable Bosch Sensortec to add more features and significantly extend the battery lifetime in their products. Richer set of functionalities such as integrated AI/ML features are demanded in next generation of sensor market. However, power is a limiting factor for realization of these functionalities.
On-chip memories are among the largest blocks in digital integrated circuits. On average, the area share is around 70% and their power share is often more than 50%. This is a major hurdle for implementing richer functionalities and extending the battery lifetime in low-power MEMS and system on chips (SoC).
Xenergic provides ultra-low power SRAM IP with its MemoryTailorTM. The MemoryTailorTM , provides Bosch Sensortec with a unique memory solution, optimized for each circuit’s specific design requirements such as voltage, speed and area constraints.
“Working with Bosch Sensortec and their very skilled team in low power design is a privilege and great experience. Combined, our technologies redefine the power boundaries in sensor design” says Babak Mohammadi, CEO of Xenergic.
Xenergic AB, based in Lund, Sweden, is offering on-chip memory (SRAM) solutions with a revolutionizing low power consumption for digital integrated circuits such as AI/ML applications, MEMS products, image sensors, low power Bluetooth, IoT modems and edge processors. The product portfolio consists of single and dual rail SRAM with single port, two port and dual port configurations. It is currently implemented in most major used process technologies and typically reduces the power consumption of an entire SoC by 70-90%.
|
Related News
- LeapMind's "Efficiera" Ultra-low Power AI Inference Accelerator IP Was Verified RTL Design for ASIC/ASSP Conversion
- BrainChip's Success in 2020 Advances Fields of On-Chip Learning and Ultra-Low Power Edge AI
- GLOBALFOUNDRIES Strengthens 22FDX eMRAM Platform with eVaderis' Ultra-low Power MCU Reference Design
- iFLYTEK On-Device Speech Recognition Software Now Available For CEVA's Ultra-Low Power Audio/Voice DSPs
- EnSilica develops sureCore's new, Ultra-Low Power IoT reference platform
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |