32-bit RISC-V embedded processor with TUV SUD ISO 26262 ASIL B certification
Codasip Announces Commercial Add-ons to SWeRV Core EH1
Munich, Germany – March 9th, 2021 – Codasip, the leading supplier of customizable RISC‑V processor IP, announced three commercially licensed add-ons to the Western Digital SweRV Core® EH1. The add-ons enable the SweRV Core EH1 to be designed into a wider range of applications.
The SweRV Core EH1 is a 32-bit, dual-issue, RISC-V ISA core with a 9-stage pipeline, open-sourced through CHIPS Alliance. Codasip is now offering three add-on options to EH1:
- A floating-point unit (FPU) that supports the RISC-V single precision [F] and double precision [D] instructions.
- A data cache with configurable size, associativity, and cache lines. It can be configured with either AXI or AHB-Lite interfaces.
- Additional instructions for bit manipulation which can be beneficial for error detection/correction, DSP, and security algorithms.
“The development of business models around open-source processor cores is following a similar path to the software world,” explained Karel Masařík, CEO of Codasip. “Commercially licensed add-ons to open-source software, such as IBM’s database software and middleware, are offered as paid options to Linux. We are providing three options to SweRV Core EH1 on a similar basis.”
The SweRV Core EH1 is a powerful, two-way superscalar, 32-bit embedded processor core with a 9-stage pipeline. The SweRV Core EH1, along with the EH2 and EL2 cores, was developed by Western Digital. The deployment of these cores with commercial EDA tools and SDK is supported by Codasip’s SweRV Core Support Package Pro. A free version is available through CHIPS Alliance on GitHub.
The SweRV Core EH1, EH2, and EL2 are available to the open-source community through CHIPS Alliance, an open-source development organization which seeks to provide a barrier-free environment to allow collaboration for open-source software and hardware code. The EH1 has an optional 4-way set-associative instruction cache and optional instruction and data closely-coupled memories.
About Codasip
Codasip delivers leading-edge RISC-V processor IP and high-level processor design tools, providing IC designers with all the advantages of the RISC-V open ISA, along with the unique ability to customize the processor IP. As a founding member of the RISC-V Foundation and a long-term supplier of LLVM and GNU-based processor solutions, Codasip is committed to open standards for embedded and application processors. Formed in 2014 and headquartered in Munich, Germany, Codasip currently has R&D centers in Europe and sales representatives worldwide. For more information about our products and services, visit www.codasip.com. For more information about RISC-V, visit www.riscv.org.
About Western Digital
Western Digital creates environments for data to thrive. As a leader in data infrastructure, the company is driving the innovation needed to help customers capture, preserve, access, and transform an ever-increasing diversity of data. Everywhere data lives, from advanced data centers to mobile sensors to personal devices, our industry-leading solutions deliver the possibilities of data. Our data-centric solutions are comprised of the Western Digital®, G-Technology™, SanDisk®, and WD® brands.
|
Codasip Hot IP
Related News
- Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores
- Codasip Releases Support Package for Western Digital's First RISC-V SweRV Core
- Codasip Teams Up with Western Digital to Support Adoption of Open-Source Processors
- Western Digital Accelerates Leadership in Next-Generation Data Center Architectures With Acquisition of Kazan Networks
- UltraSoC announces support for Western Digital RISC-V SweRV Core and OmniXtend cache-coherent interconnect
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |