NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Thalia Design Automation partners with Sofics to enhance offering for analog circuit and IP reuse
Partnership enhances market-leading Technology Analyzer with robust hardened I/Os and ESD protection options
Cologne, Germany -- June 16, 2021 – Thalia Design Automation Ltd., provider of analog and mixed-signal circuit IP reuse platform, today announced a new partnership with Sofics, a leading provider of analog I/Os, specialty digital I/Os and ESD protection.
Thalia’s Technology Analyzer, part of its AMALIA platform, helps major IP houses and integrated circuit design firms determine whether or not IP is fit for purpose or suitable for cost-effective migration. This partnership means Sofics’ specialist IP portfolio will now be included in the recommended target technology candidates.
“This announcement is about the coming together of two market-leading solutions,” said Sowmyan Rajagopalan, Thalia Design Automation CTO. “This latest iteration of our Technology Analyzer uses machine-learning to rapidly compare the source and target process technologies, enabling business case and commercial modelling to be undertaken for our clients. They are then able to assess migration value before committing resource. Adding Sofics’ ESD protection and other I/Os into the target options will enable solutions to be found and implemented much more rapidly.”
“IP houses want to optimize the value of existing assets and extend portfolios through IP reuse,” said Koen Verhaege, CEO of Sofics. “Collectively, this is a solution that mitigates risk for customers when transitioning to new technology nodes. Sofics’ global reach means that we can bring a world-class technology solution to IP and IC firms.”
The AMALIA Technology Analyzer is an intuitive solution that addresses a comprehensive array of first and second order effects including FT, gm/id, Vdsat, Vt mismatches, corners, Monte Carlo mismatch impact and many others. The software integrates into several EDA design frameworks and can be customized to specific design flows.
Sofics leading I/O and ESD foundry independent IPs are adaptable to various technologies like high & low voltage, BCD, CMOS, SOI and FinFET. More than 100 fabless companies use Sofics’ solutions to enable higher performance, higher robustness while reducing design time and cost of SoC design.
Find out more about the AMALIA Technology Analyzer.
|
Related News
- Thalia's AMALIA Technology Analyzer de-risks Analog IP reuse for major IP houses and IC manufacturers
- Thalia Secures $2.7 Million Funding to Strengthen Position as Leading IP Reuse Partner for Semiconductor Industry
- Thalia brings AMALIA IP reuse platform to Israel
- Thalia launches next generation IP reuse tools for smarter, more agile semiconductor product development
- Thalia's IP reuse platform joins Cadence Connections EDA Program
Breaking News
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- EDA toolset parade at TSMC's U.S. design symposium
- Altera in negotiation on private equity partner
- Arm China's ex-CEO sets up RISC-V company
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
E-mail This Article | Printer-Friendly Page |