Rambus to Acquire AnalogX, Accelerating Next-Generation Data Center Interface Solutions
SAN JOSE, Calif. – June 16, 2021 – Rambus Inc. (NASDAQ: RMBS), a provider of industry-leading chips and silicon IP making data faster and safer, today announced it has signed an agreement to acquire AnalogX, the leading provider of low power multi-standard connectivity SerDes IP solutions. This acquisition augments the Rambus family of PCIe 5.0 and 32G Multi-protocol PHYs with SerDes technology specifically built for ultra-low power and very low latency, expanding the addressable applications and available process nodes. AnalogX’s expertise in DSP-based design and PAM4 signaling accelerates the Rambus roadmap for PCIe 6.0 and CXL 3.0 solutions and will provide critical building blocks for the CXL Memory Interconnect Initiative.
“As data centers move to a disaggregated model, high-speed connectivity will be instrumental to unleashing the performance of data-intensive computing platforms,” said Luc Seraphin, president and CEO of Rambus. “The industry-leading PHYs and DSP design expertise from AnalogX will feed our roadmap for data center interconnect chips and expand our reach to new applications across data center, AI/ML and 5G.”“AnalogX’s product, technology and team are an ideal fit with Rambus,“ said Robert Wang, president and CEO of AnalogX. “We’re thrilled to join a company with such a rich history on innovation and look forward to continuing our technical leadership and providing premier integrated solutions for next-generation products.”
The transaction is expected to close in the third calendar quarter of 2021. Although this transaction will not materially impact 2021 results due to the expected timing of close and acquisition accounting, Rambus expects this acquisition to be accretive in 2022.
|
Related News
- Rambus to Acquire Hardent, Accelerating Roadmap for Next-Generation Data Center Solutions
- Rambus Delivers Quantum Safe IP Solutions with Next-Generation Root of Trust for Data Center Security
- Rambus Delivers PCIe 6.0 Interface Subsystem for High-Performance Data Center and AI SoCs
- Cadence to Acquire Future Facilities, A Pioneer in Data Center Digital Twins
- Western Digital Accelerates Leadership in Next-Generation Data Center Architectures With Acquisition of Kazan Networks
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |