Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
December 8, 2021 -- System Level Solutions will be conducting Webinar on “USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro”. This session is aimed at giving an overview of USB 3.1 Device IP Core with a special focus on its usage in Intel Quartus Prime Pro. Session will also have demonstration of creating software project in Eclipse and IP performance on hardware.
Details of Webinar:
Date: 16th December, 2021
Time:
- 15:00 SGT (For Japan, South Korea, Australia, Singapore, India, China region)
- 09:30 EST (For USA, Canada, Europe, Middle East region)
Registration link: https://form.jotform.com/213388767148065
Seeking support to pass the invite to respective partners and help to spread it to as many customers as possible. Please feel free to reach us at “info@slscorp.com” in case of any queries. Thank you.
Our range of IP Cores:
- eUSB 3.1 Gen 2 Device Controller (eUSB31SF)
- USB 2.0 On-The-Go (OTG) Controller (USB20OTG)
- USB 2.0 HUB Controller (USB20HUB)
- USB 2.0 Host Controller (USB20HC)
- USB 2.0 Device, Software Enumeration FIFO Interface (USB20SF)
- USB 2.0 Device, Software based enumeration RAM Interface (USB20SR)
- USB 2.0 Device with FIFO Interface (USB20HF)
- USB 1.1 Device Controller
- USB 1.1 Host Controller
- SD/eMMC Host Controller
|
System Level Solutions Hot IP
Related News
- System Level Solutions's eUSB 3.1 Gen2 Device Controller (eUSB31SF) IP core now available with Isochronous transfer support
- System Level Solutions's USB 2.0 Device Controller IP core is now available for Lattice Semiconductor FPGA platform
- Solid State System Co., Ltd. selects Andes AndesCore N9 for Its SSS6131 USB 3.1 Gen 1 Flash Controller Highly Demand for Storage Application
- USB IP Cores for the Intel Pathfinder for RISC-V Platform
- USB 3.1 Device & Host Controller IP Cores with highly configurable design for Superspeed data transfers in all kinds of advanced SoCs is available for immediate licensing
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |