NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Axiomise Unveils Intelligent Debug Solution for Formal Verification of RISC-V Cores
Identified 30 new bugs in WARP-V Family when Paired with Axiomise Formal App
LONDON –– January 3, 2022 –– Axiomise, the leading provider of cutting-edge formal verification consulting, training, services, and IP, today launched the industry’s first intelligent debug solution for formal verification of RISC-V cores.
Intelligent Rapid Analysis Debug and Reporting (i-RADAR) is available as a plugin in the Axiomise formalISA app that provides a complete end-to-end vendor-neutral formal verification solution for architectural validation of RISC-V cores. i-RADAR and formalISA were used to formally prove three new RISC-V cores from the WARP-V family.
“The formalISA app combined with i-RADAR found new bugs not previously found by other verification solutions,” remarks Dr. Ashish Darbari, CEO and founder of Axiomise and one of the foremost authorities in practical applied formal verification.
Axiomise also created a new formal verification solution for security verification of RISC-V cores and used it to identify several security vulnerabilities in multiple RISC-V cores. A paper describing the solution titled, “Comprehensive Processor Security Verification: A CIA problem,” will be presented in Design Automation Conference’s virtual format the week following in-person DAC.
|
Related News
- Axiomise Announces the Release of the Next-Generation RISC-V App
- Breker Verification Systems Unveils Easy-To-Adopt Integrity FASTApps Targeting RISC-V Processor Core, SoC Verification Scenarios
- SiFive Unveils the HiFive Premier P550, the First Commercially Available Out-of-Order RISC-V Development Board
- StarFive's RISC-V based JH-7110 intelligent vision processing platform adopted VeriSilicon's Display Processor IP
- Renesas Unveils the First Generation of Own 32-bit RISC-V CPU Core Ahead of Competition
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |