Ceva Adds Homogenous AI Acceleration to Third-Gen Engine
By Sally Ward-Foxton, EETimes (January 13, 2022)
Ceva has revamped its NeuPro AI accelerator engine IP, adding specialized co-processors for Winograd transforms and sparsity operations and a general-purpose vector processing unit alongside the engine’s MAC array. The new generation engine, NeuPro-M, can boost performance 5-15X (depending on the exact workload) compared to Ceva’s second generation NeuPro-S core (released Sept 2019). For example, ResNet-50 performance was improved 4.9X without using the specialized engines – boosted to 14.3X when using specialized co-processors, according to Ceva. Results for Yolo-v3 showed similar speedups. The core’s power efficiency is expected to be 24 TOPS/Watt for 1.25 GHz operation.
The NeuPro-M engine architecture allows for parallel processing on two levels — between the engines (if multiple engines are used), and within the engines themselves. The main MAC array has 4000 MACs capable of mixed precision operation (2-16 bits). Alongside this are new, specialized co-processors for some AI tasks. Local memory in each engine breaks the dependence on the core shared memory and on external DDR; the co-processors in each engine can work in parallel on the same memory, though they sometimes transfer data from one to another directly (without passing through memory). The size of this local memory is configurable based on network size, input image size, number of engines in the design and customers’ DDR latency and bandwidth.
E-mail This Article | Printer-Friendly Page |
|
Ceva, Inc. Hot IP
Related News
- AImotive's latest aiWare3P delivers superior NN acceleration for production L2-L3 automotive AI
- Ceva Launches Multi-Protocol Wireless Platform IP Family to Accelerate Enhanced Connectivity in MCUs and SOCs for IoT and Smart Edge AI Applications
- Blumind Harnesses Analog for Ultra Low Power Intelligence
- Kalray and Arm to collaborate to bring data intensive processing and AI acceleration DPU solutions to the global Arm ecosystem
- Ceva Expands AI Ecosystem for its Class-Leading NPU IP with New Partnerships for Automotive and Edge AI
Breaking News
- Arasan's Total MIPI Camera IP solution with CSI and C-PHY achieve ISO26262 Certification
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- UMC Reports Sales for April 2024
- GUC Monthly Sales Report - April 2024
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- Arm Brings Transformers to IoT Devices
- Zhuhai Chuangfeixin: OTP IP Based on 55nm High-Voltage Process Successfully Qualified for Listing
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO