Logic Design Solutions Launches NVME Host IP on Xilinx Ultrascale & Ultrascale Plus FPGA
Targeting embedded recorder systems: LDS-NVME-HOST-K7U & LDS-NVME-HOST-ZUP
France, Gournay sur Marne, January 28th 2022 – The LDS-NVME-HOST-K7U & LDS-NVME-HOST-ZUP IP completes an existing family of Xilinx NVME HOST IP of Logic Design Solutions (LDS) in order to provide a complete panoply in embedded recording domain.
The LDS-NVME-HOST-K7U & LDS-NVME-HOST-ZUP IP are one of the most flexible IP in the market at an excellent price.
Thus all the NVMe protocol is managed by the IP, which is connected to an embedded PCIe Root Port IP in the FPGA.
Configuration of the PCIe and of the NVMe are done automatically on demand.
The configuration of the recording session is done by writing to IP registers.
All buses are in AXI to facilitate the integration of the IP.
The IP is manageable either by a state machine, whose VHDL source code is provided or by a CPU whose C source code is also provided.
The user can start his project directly from the projects delivered by LDS.
Evaluation on ZCU106 Xilinx board + FMC Opsero FPGADrive board is available.
About Logic Design Solutions
Logic Design Solutions develops IP for FPGA, and provides FPGA design services.
We have an expertise in fast designs and for over 25 years' experience in FPGA/PLD Design.
Logic Design Solutions' IP are an excellent value.
Our competitive pricing enables customers to decide easily either purchasing or developing.
More information on our company, customers and IPs can be found on www.logic-design-solutions.com
|
Logic Design Solutions Hot IP
Related News
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Logic Design Solutions Introduces the first NVMe Host IP on PolarFire FPGA
- S2C Extends Its Xilinx Virtex UltraScale FPGA Prototyping Board Family with Dual VU440 Prodigy Logic Module
- Xilinx Delivers the Industry's First 4M Logic Cell Device, Offering >50M Equivalent ASIC Gates and 4X More Capacity than Competitive Alternatives
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |