OIF Releases Common Electrical I/O 5.0 Implementation Agreement
FREMONT, Calif., June 8, 2022 — OIF, where the optical networking industry’s interoperability work gets done, has published a new Implementation Agreement (IA) for Common Electrical I/O (CEI) 5.0 specifying the next generation of 112Gb/s electrical interconnects. The IA specifies transmitter, receiver and channel requirements associated with Extra Short Reach (XSR), Medium Reach (MR) and Long Reach (LR) interfaces for multi-chip-module, chip-to-chip, and high-speed backplane applications.
“This IA marks a new generation of specifications for 112G interfaces,” said Klaus-Holger Otto, Nokia and OIF Technical Committee Chair. “It is a continuation of OIF’s proud history of adding next-generation data rates that enable broad interconnect solutions and are critical building blocks for several industry standards and platforms.”
“These new data rate specifications will enable applications including backplane, chip-to-chip, and die-to-die interfaces within a package,” said David Stauffer, Kandou Bus and Chair of OIF’s Physical and Link Layer (PLL) Working Group. “And, it enables multiple applications, such as co-packaged optics. Definitions of interfaces within co-packaged die are unique to this IA and OIF’s work.”
About OIF
OIF is where the optical networking industry’s interoperability work gets done. Building on nearly 25 years of effecting forward change in the industry, OIF represents the dynamic ecosystem of 130+ industry leading network operators, system vendors, component vendors and test equipment vendors collaborating to develop interoperable electrical, optical and control solutions that directly impact the industry’s ecosystem and facilitate global connectivity in the open network world. Connect with OIF at http://www.oiforum.com.
|
Related News
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- OIF Unveils CEI-112G-XSR+-PAM4 Extended Extra Short Reach Implementation Agreement, Paving the Way for Advanced Interconnectivity
- Sofics releases Analog I/O's and ESD clamps for TSMC N5 process
- Sofics releases pre-silicon analog I/O's for high-speed SerDes for TSMC N5 process technology
- DFI Group Releases Initial Version of the DFI 5.0 Specification for High-Speed Memory Controller and PHY Interface
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |