Faraday to Showcase FPGA-Go-ASIC Service at DAC in San Francisco
Hsinchu, Taiwan, July 5, 2022 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design service and IP provider, will be exhibiting at Design Automation Conference (DAC), July 11-13, 2022 in San Francisco, CA, USA.
Faraday’s booth will showcase the comprehensive FPGA-Go-ASIC™ solution designed to help customers convert FPGA design to ASIC design with long-term supply commitment. This conversion service has successfully been used on several projects including 5G base station/small cell, medical imaging, smart grid, and industrial robot, delivering remarkable power savings, enhanced performance, and effective system BOM cost reduction to meet customers’ specific requirements.
"We are excited to present our FPGA-Go-ASIC solution at DAC," said K.H. Lee, president of Faraday USA. "Since 1993, Faraday has offered a comprehensive ASIC service designed to help customers to achieve their device performance and cost goals with efficiency and confidence. We look forward to seeing our friends at the show and to helping more customers execute on their market plans.”
Visit Faraday’s booth at #2548 and find out latest ASIC solutions from Faraday.
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is a leading ASIC design service and IP provider, certificated to ISO 9001 and ISO 26262. The broad silicon IP portfolio includes I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, LPDDR4/4X, DDR4/3, MIPI D-PHY, V-by-One, USB 3.1/2.0, 10/100 Ethernet, Giga Ethernet, SATA3/2, PCIe Gen4/3, and 28G programmable SerDes, etc. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan and China. For more information, visit www.faraday-tech.com .
|
Faraday Technology Corp. Hot IP
Related News
- Faraday to Exhibit FPGA-Go-ASIC, SONOS eFlash, and eFPGA Solutions at DAC 2023
- Faraday Unveiled FPGA-Go-ASIC Prototyping Platform to Accelerate FPGA-to-ASIC Conversion
- Moortec will be exhibiting their In-Chip Monitoring Subsystem IP at DAC 2018 in San Francisco
- Agnisys to Present Functional Safety, Machine Learning, IoT Solutions, and More at the Design Automation Conference in San Francisco
- Faraday Exhibits 28HPCU SoC Design Service and IP Solutions at DAC 2016
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |