Defacto's SoC Compiler Certified ISO26262
Grenoble, France -- November 24, 2022 -- Defacto Technologies announces that independent compliance firm SGS-TÜV has certified the compliance of Defacto’s SoC Compiler 9.0. tool and documentation and deemed to be fit for use up to ASIL D automotive design projects. Defacto’s SoC Compiler is delivered with comprehensive enablement documentation providing descriptions and best practices information.
Defacto’s SoC Compiler is a complete SoC integration platform multidimensional and pre-synthesis with a high level of automation taking into consideration all design information, including RTL, IP-XACT, timing constraints, power, physical, and test.
Before logic synthesis, SoC Compiler enables full implementation capabilities towards IP and connectivity insertion, design editing, and views generation with real-time monitoring of the integration progress.
Silicon-proven for almost two decades, Defacto’s SoC Compiler is daily used by major semiconductor companies for large kinds of applications such as HPC, mobile, VR, AI, and more.
“Be able to provide our customers an IP & SoC design solution for automotive applications was a must. We are happy and glad today to give the possibility to our customers to use Defacto’s SoC Compiler with confidence for functional safety flows” Said Chouki Aktouf, CEO and Founder of Defacto.
About Defacto’s SoC Compiler
Through a unified database with different APIs, Defacto’s SoC Compiler enables a cost-effective SoC Build & Signoff design process which opens new SoC integration and design optimization capabilities before and after logic synthesis
SoC Compiler helps to face challenges of managing jointly RTL and design collaterals during the SoC Design Assembly before logic synthesis including:
- Power intent such as UPF
- Timing constraints such as SDC
- Physical design information such as LEF/DEF
- Architectural design formats such as IPXACT
- Design Libraries such as Liberty
Also, SoC Compiler provides a full automation to generate ready for RTL to GDS flow: RTL, UPF and SDC files by considering physical, power, timing & DFT constraints.
About Defacto Technologies
Defacto Technologies is a chip design software company providing breakthrough System on Chip design solutions to enhance design integration, design verification, and also the Signoff of IP cores, subsystems, and large SoCs.
By adopting Defacto’s SoC Compiler design solutions, major semiconductor companies are continuously moving from traditional and painful SoC design tasks to Defacto’s joint “Build & Signoff” design methodology. The related ROI has been proven for hundreds of projects.
Headquartered in the French Alps with a US branch in California, Defacto has today a worldwide presence with 24/7 support all over the world.
Defacto’s EDA tools previously named STAR have gained maturity for two decades not as standalone tools but as a joint solution in the process of building large SoCs.
In 2021, Defacto’s major Release 9.0 completes the process of building in front-end an SoC from either scratch and/or starting from existing projects
Consequently, it becomes a mature SoC design solution that takes user specification along with building blocks and automatically generates SoC RTL & collaterals, ready for logic synthesis.
For more information about our solution Defacto’s SoC Compiler, feel free to check our website: https://defactotech.com/ or to contact us directly at info_req@defactotech.com . We will be more than happy to answer your questions and help serve your needs the best.
We look forward to working with you on automotive and functional safety applications!
|
Related News
- Defacto's SoC Compiler 10.0 is Released
- Dolphin Design chooses DEFACTO's SoC Compiler 9.0: a turnkey methodology to reduce project costs and increase team efficiency
- Defacto Technologies Announces SoC Compiler, v9
- Synopsys and TSMC Collaborate to Accelerate 2nm Innovation for Advanced SoC Design with Certified Digital and Analog Design Flows
- aiMotive achieves an industry first milestone with ISO26262 ASIL B certification for aiWare4 NPU IP
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |