The Importance of 3D IC Ecosystem Collaboration
By Dan Kochpatcharin, TSMC
EETimes (January 11, 2023)
As design teams continue to develop new generations of transformative products, the demand for compute remains relentless. Modern workloads have brought packaging technologies to the forefront for innovation and pushed the boundaries for silicon product design in terms of product performance, function and cost. Not too long ago, packaging technologies were thought of as inconvenient back-end processes. But times have changed, and rising advancements in artificial intelligence, big data, cloud computing and autonomous vehicles have pushed the computing envelope unlike ever before (along with the need for packaging technologies).
This computing evolution has resulted in the shrinking of chips and the emergence of multi-die architectures, creating a promising landscape for 3D silicon stacking and advanced packaging innovation for optimized system performance. 3D ICs offer a practical way to promise a whole new level of power, performance, area and functionality.
However, the right choice of packaging depends on many factors, and designers need help navigating the best path through the myriad options and approaches available. To speed up the adoption and production of future 3D ICs, the semiconductor industry needs a streamlined, collaborative ecosystem that can provide best-in-class optimization at the system level.
E-mail This Article | Printer-Friendly Page |
|
Related News
- proteanTecs Joins TSMC 3DFabric™ Alliance, Expanding Its Support of the 3D IC Ecosystem
- TSMC and OIP Ecosystem Partners Deliver 16FinFET and 3D IC Reference Flows
- TSMC Announces Breakthrough Set to Redefine the Future of 3D IC
- Synopsys, TSMC and Ansys Strengthen Ecosystem Collaboration to Advance Multi-Die Systems
- Xilinx and TSMC Reach Volume Production on all 28nm CoWoS-based All Programmable 3D IC Families
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing