NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Rapid Silicon Launches Vega eFPGA IP for Programmable Solutions
LOS GATOS, Calif., Apr 25, 2023 – Rapid Silicon, a provider of AI and intelligent edge-focused FPGAs based on open-source technology, today announced the launch of its Vega eFPGA IP. The Vega eFPGA IP is an embeddable standalone FPGA IP core, which is flexible, powerful and efficient to enable a programmable solution to your SoC. Its customizable and scalable architecture allows the design of custom eFPGA IP from 1.5K to 100K+ Logic Cells, configurable BRAM and DSP MAC tiles. The eFPGA IP also comes with IO tiles covering all sides of the IP for easy SoC integration. The Vega IP also includes FPGA configuration block for easy eFPGA configuration and can be configured with different combinations of CLB, BRAM and DSP tiles.
“We are thrilled to launch our Vega eFPGA IP,” said Naveed Sherwani, CEO of Rapid Silicon. “With its highly configurable architecture, customers can tailor the Vega IP to meet their specific needs. The Raptor Design Suite makes it easy for customers to integrate the IP into their SoCs, reducing time-to-market and development costs. We are excited to see the innovative solutions our customers will create with the Vega eFPGA IP.”
The Vega eFPGA IP is built based on foundry specific standard cells, which makes it easier to port to different foundry and technology nodes. It is easy to embed into a SoC and comes with configurable input/output, clocking, and test/DFT pins. Vega IP also comes with soft FPGA configuration logic and can be integrated with SoC using JTAG or APB interface. Vega IP has an internal power grid which can be connected to the customer’s digital SoC power grid. It is highly configurable and can be ported easily to other technology nodes.
The Vega eFPGA IP license comes with Raptor Design Suite – the industry’s first and only commercially available open-source tool-chain for FPGA. It has a complete FPGA design tool-chain, including Simulation, Synthesis, Placement, Routing, Bitstream Generation & Configuration. Raptor has integrated LiteX and Migen IP management integration for easier IP integration. Our design suite also comes with Rapid Power Estimator for IP power estimation and RapidGPT plug-in for VSCode for FPGA design productivity improvements.
|
Related News
- Rapid Silicon Launches Revolutionary RapidGPT for FPGA Designers
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
- Rapid Silicon Leads the Way with First Complete Open-Source FPGA EDA Tool-Chain
- TASKING, Andes, and MachineWare Team Up to Facilitate Rapid Development of RISC-V ASIL Compliant Automotive Silicon
- Semiconductor startup, Enosemi, launches with a committed commercial license to key silicon photonics design IP created by Luminous Computing
Breaking News
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- EDA toolset parade at TSMC's U.S. design symposium
- Altera in negotiation on private equity partner
- Arm China's ex-CEO sets up RISC-V company
- CAN FD Controller & LIN 2.1 Controller IP Cores, Available for Immediate Licensing with Proven Automotive Compatibility
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- TSMC plans 1.6nm process for 2026
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
E-mail This Article | Printer-Friendly Page |