Blue Cheetah Demonstrates Industry Leading Silicon-Proven Die-to-Die Interconnect Solution for Chiplets
Blue Cheetah Announces Successful Silicon Bring up and Immediate Availability of Advanced Die-to-Die 2-16Gbps BlueLynx Interconnect IP
SUNNYVALE, Calif. -- May 24, 2023 -- Blue Cheetah Analog Design, the leader in rapidly customized die-to-die (D2D) interconnect IP solutions for chiplets, announced its latest successful silicon bring-up of its advanced 2-16 Gbps BlueLynx D2D interconnect IP in a 12nm test chip. Blue Cheetah is currently delivering chiplet interconnect IP solutions in 5nm, 7nm, 12nm, and 16nm process technologies, with customers at well-recognized tier 1 and startup companies using BlueLynx in data center, networking, and AI applications.
Blue Cheetah's test chip and tape-outs on various process nodes with its customers demonstrate that its customizable, expertly optimized die-to-die interconnect makes chiplets a viable option for any company pursuing that approach today.
Chip makers continue to seek new ways to optimize performance per watt per dollar, especially as the cost advantages of silicon process scaling dwindle. Many OEMs and chip architects view chiplets, an approach that replaces system-on-chip (SoC) designs with multi-die heterogeneous integrated implementations, as a breakthrough for optimizing their designs and business processes. As a result, the Yole Group estimates that the chiplet-based Systems-in-Package (SIPs) market will exceed $135 billion by 2027.
"Chiplets are extremely effective for reducing production as well as design costs via improved yields and implementing functions in the process technology most suited to them," said Sandeep Badida, CEO at Apex Semiconductor, a provider of high-performance application-specific integrated circuits (ASIC) design services. "However, realizing the potential benefits of chiplet-based design requires a versatile interconnect solution like Blue Cheetah's that can support multiple process nodes, minimize die-to-die latency, power, and area, and accommodate a wide variety of packaging and product needs."
"BlueLynx is the industry's leading standards-based and silicon-proven solution for chiplet die-to-die interconnect IP," said Elad Alon, CEO at Blue Cheetah. "Our test chip and the tape-outs on various process nodes with our customers demonstrate that our customizable, expertly optimized die-to-die interconnect makes chiplets a viable option for any companies pursuing that approach today."
BlueLynx D2D interconnect subsystem IP consists of a PHY and link layer supporting Open Domain-Specific Architecture (ODSA) Bunch of Wires (BoW) and is configurable to support Universal Chiplet Interconnect Express (UCIe).
BlueLynx D2D interconnect features:
- 5nm, 7nm, 12nm, 16nm process technologies
- 16Gb/s/wire high bandwidth with support down to 2Gb/s/wire for energy efficiency
- <2ns end-to-end latency
- <0.15 mm2 per 16-bit data slice
- <0.5pJ/bit, <1e-20 error rate
- 45um to 130um bump pitch
- Up to 25mm trace lengths, compatible with organic substrates or advanced packages
- Fully compliant with ODSA Transaction and Link Layer supporting AXI5 Lite (A5L), CHI rev D, virtual wires, and ECC
About Blue Cheetah Analog Design
Blue Cheetah provides rapidly customized, highly optimized die-to-die (D2D) interconnect solutions for chiplets. Its state-of-the-art semiconductor IP solutions are process-adaptable and customizable to achieve industry-leading PPA (power-performance-area) for high-performance computing, AI/ML, networking, mobile, and many other applications. The company's BlueLynx platform provides chip makers the fastest, lowest-risk path to application-optimized chiplet interconnect solutions. Blue Cheetah was founded in 2018 and is headquartered in Sunnyvale, California. Visit https://www.bcanalog.com/.
|
Related News
- Tenstorrent Selects Blue Cheetah Chiplet Interconnect IP For Its AI and RISC-V Solutions
- Alphawave Semi Demonstrates 3nm Silicon-Proven 24Gbps Universal Chiplet Express (UCIe) Subsystem for High-Performance AI Infrastructure
- Chiplet Pioneer Eliyan Joins UCIe and JEDEC Industry Standardization Organizations, Expands Veteran Leadership Team to Accelerate Adoption of Breakthrough Die-to-Die Interconnect Solution
- GUC GLink™ Chip Leverages proteanTecs' Die-to-Die Interconnect Monitoring
- Blue Cheetah Bunch-of-Wires (BoW) Chiplet Interface Solution Targets Rapid Flexibility, Scalability, and Low Overhead
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |