sureCore-Led CryoCMOS IP: Toward Scalable Quantum Computers
Saumitra Jagdale, EETimes Europe (August 23, 2023)
sureCore CEO Paul Wells foresees further migration of control electronics “into the cryostat,” i.e., close to the qubits.
Several components of quantum computers need to be at extremely low temperatures—near absolute zero—to produce viable results. This is because quantum bits, or qubits, need to be in a special state to exploit their superpositioning and entanglement properties. Heat can hinder the quantum state of qubits and cause errors in the implemented computations.
The current design of quantum computers, as technology today permits, implements a clear temperature demarcation: the cryogenic region (at extremely low temperatures) housing the qubits, the control electronics region at a temperature warmer than the latter and a room-temperature region containing classical data processing units and communication interfaces. Connecting these well-defined temperature regions requires special wiring and cables, which are often bulky. And with the quantum computing industry trailblazing toward scalability, the performance-limiting cabling is a significant challenge.
Conversely, the special cables only reduce, not eliminate, the disturbance caused by housing the control electronics nearby. There is a requirement to reduce noise caused by heat generation in the control electronics to get closer to meaningful quantum computers.
E-mail This Article | Printer-Friendly Page |
|
Related News
- sureCore-led consortium wins £6.5M Innovate UK grant to develop cryogenic CMOS IP to accelerate Quantum Computing scalability
- Siemens collaborates with sureCore and Semiwise to pioneer quantum computing ready cryogenic semiconductor designs
- Agile Analog partners with sureCore on CryoCMOS Innovate UK project
- NIST to Standardize Encryption Algorithms That Can Resist Attack by Quantum Computers
- sureCore and Universal Quantum announce tape out of cryogenic IP demonstrator chip
Breaking News
- Digital Core Design in cooperation with DCD-SEMI Unveils DCAN-XL: Revolutionary CAN XL IP Core Bridging the Gap Between CAN FD and Ethernet
- Andes, HiRain, and HPMicro Join Hands to Build RISC-V AUTOSAR Software Ecosystem
- Kevin O'Buckley to Lead Foundry Services at Intel
- M31 Q1 Revenue Increases 9.3% YoY, Advanced Processes Drive QoQ Growth
- ADTechnology and ANAFLASH to Team Up for Embedded Vision Summit (EVS) showcase
Most Popular
- Is Graphcore Deal Finally About to Close?
- Mobiveil and InPsytech Announce Successful Inter-Op Verification of Enterprise Flash Controller Design IP and ONFI 5.1 PHY IP
- Frontgrade Gaisler Leads the Way in RISC-V Processor Development for Space Applications
- Arm revenues up 47%; shares fall
- lowRISC Deploys Real Intent Ascent Lint, Meridian CDC, & Meridian RDC for OpenTitan Project