NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Scale FD-SOI to 7nm? Yes, We Can
By Anne-Françoise Pelé, EETimes Europe (November 16, 2023)
Why set the target at 10 nm when you can aim further?
During the consultative phase leading up to the Chips Act, the EU asked its three champions of microelectronics research—CEA-Leti, imec and Fraunhofer—how they might support the European challenge of doubling production by 2030, seeking their recommendations for a strategic roadmap. Their proposal included establishing a fully depleted silicon-on-insulator (FD-SOI) pilot line in Grenoble, France, to help scale FD-SOI process technology to 10 nm.
Why set the target at 10 nm when you can aim further? European Commissioner Thierry Breton raised the ante, proposing to scale FD-SOI down to 7 nm. Criticism was rife, but he persisted.
“If we set ourselves the ambition to get there, and to get there together at the European level, we will get there,” Breton said in September at the inauguration ceremony for Soitec’s SiC wafer fab in Bernin, near Grenoble.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing