Intel preps I/O processors for Advanced Switching spec
Intel preps I/O processors for Advanced Switching spec
By Rick Merritt, EE Times
May 28, 2003 (9:18 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030527S0055
SAN JOSE, Calif. Intel Corp. expects to roll out next year a line of I/O processors as part of a first wave of silicon adopting the PCI Express Advanced Switching specification. Advanced Switching (AS) is an extension of the PCI Express interconnect to go beyond the master/slave topology of PCI and allow peer-to-peer networking over Express for communications systems. Express and AS share a common physical layer but use different transaction layer architectures. The AS spec should be completed by the end of the year with systems using the technology shipping in 2005, said Eric Mentzer, chief technology officer of Intel's communications group. "I believe you will see many vendors design dual-use [Express/AS] products that can appear in computer and communications systems," Mentzer said. "Common Intel I/O processors based on Xscale and using AS could be used in servers for protocol offload and also appear in communications subsystems, " he added. The Intel I/O processors, chips for storage applications and AS backplane chips will be among the first wave of AS silicon late next year, Mentzer said. Later, vendors will integrate PCI Express switches and Express-to-AS bridges into universal Express/AS parts for computers and telecommunications gear, he added. Intel also is in early stages of defining network processors and Pentium chip sets for embedded and communications gear that could use AS, Metzger said. To date few top-tier comms OEMs have become part of the Arapahoe Working Group now defining AS. EMC, Hitachi, Huawei, Marconi, Network Appliance and Nokia are part of the group. But so far Alcatel, Cisco, Lucent and Nortel have not participated. "The comms OEMs are very interested in having low cost interconnects, but it is not top of mind for them right now," Mentzer said. At least one Express backer, Hewlett-Packard, has dropped out of the Arapahoe group because it did not believe the AS technology would directly ap ply to its products. "AS is not PCI Express. The most it reuses is the PHY and a part of the data link layer. It has a whole new transaction layer that doesn't reuse PCI Express software interfaces to any great extent," said one former Arapahoe member who asked not to be named. "AS has its place in the comms market, but we wouldn't support it as a backplane for server blades. We think Ethernet is a better choice and lower cost," the former Arapahoe member said.
Related News
- Marvell Releases New ARMADA Hyperscale Virtual SoC Families Featuring the ARM Cortex-A72 CPU with Advanced Networking and I/O Support
- Kalray To Launch High Speed I/O Processors
- Lattice Announces MachXO3 FPGA Family; Most Advanced, Lowest Cost per I/O Programmable Bridging and I/O Expansion Solution
- Aragio Solutions Offers Suite of High-Performance Mixed-Signal IP and I/O Libraries Targeted to Advanced Processes from Chartered
- Altera and Modelware to Launch Advanced Switching Solution at Intel Developer Forum
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |