Advantest's new system-on-chip tester handles fast MPUs, mixed-signal ICs too
Advantest's new system-on-chip tester handles fast MPUs, mixed-signal ICs too
By Semiconductor Business News
July 9, 2001 (5:04 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010709S0016
SANTA CLARA, Calif. -- Advantest America Inc. here today rolled out a new high-end tester that is designed to handle the world's fastest and most complex processors, system-on-a-chip (SoC) products, and mixed-signal devices, according to the company. Advantest said its new series of automatic test equipment (ATE), dubbed the T6683 SOC Test System, is ideal for production IC testing or high-end characterization. The T6683 is geared to test or characterize high-speed processors, reportedly including Intel Corp.'s Pentium 4 chips. According to the U.S. subsidiary of Japan's Advantest Corp., the new tester has the speed and edge-placement accuracy for processors supporting Rambus Inc.'s memory interface technology. The T6683 also includes a full suite of analog instruments, enabling the system to support multi-site, mixed-signal testing applications as well, said the company. The system is a 1,024-pin machine, featuring Advantest's "MULT-pin ar chitecture." The company said this ATE architecture, which provides up to 1-GHz at-speed performance, also enables the system to handle three programmable tester channel interface options at each one of the pins. The tester also uses a 2-GHz high-speed clock and a new 256-amp power supply with ultra-low voltage fluctuation. The system's immersion-cooled test head is the smallest in the industry, enabling short signal lengths and easy maneuverability in test applications. Shipments of the T6683 will commence in July of this year. The system will start at $2.4 million.
Related News
- Actel Design Environment Enables Fast, Easy Implementation of World's First Mixed-Signal FPGA
- Lattice Mixed-Signal Power Manager Devices Will Simplify Thales' System Design
- Actel's Enhanced Libero IDE Offers 'Smart' Functionality for Fusion Mixed-Signal FPGAs
- Actel Unveils Development Ecosystem for Industry's First Mixed-Signal FPGAs
- ChipIdea Mixed-Signal IP Enables Haier-IC SoC products Fast Time-to-Market and High Production Yield
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |