Verisity's Specman Elite Supports C-Based System Design
Verisity's Specman Elite Supports C-Based System Design
MOUNTAIN VIEW, Calif.--(BUSINESS WIRE)--Jan. 28, 2002--Verisity, Ltd. (Nasdaq:VRST - news), the leading provider of functional verification automation, today announced that its leading testbench automation tool Specman Elite(TM) has increased its support for system-level designs developed with C hardware description languages (CHDLs). The addition of this support extends Specman Elite users' ability to interoperate with system design flows and provides them with more options with which to create their verification environments. Specman Elite has always had a robust C interface and added support for C++ in 2000 with the release of Specman Elite 3.0. More recently CoWare announced an integration between Specman Elite and CoWare's N2C (see related release "CoWare and Verisity Provide a Unified System-Level Design Flow With a Re-usable Testbench" dated January 28, 2002) and Verisity joined the SystemC initiative in order to support customers that are using any and all C/C++ implementations.
"Verisity has always strived to provide our customers with interoperable solutions," said Dave Tokic, director of strategic marketing for Verisity Design, Inc. "Increased support for C-based system flows continues this strong tradition."
About Verisity
Verisity is the leading provider of proprietary technologies and software products used to efficiently verify designs of electronic systems and complex integrated circuits that are essential to the communications and other high growth segments of the electronics industry. Verisity's products automate the process of detecting flaws in these designs, enabling customers to deliver higher quality products, accelerate time-to-market and reduce overall product development costs.
Verisity Design, Inc.'s principal executive offices are located in Mountain View. Verisity's principal research and development offices are located in Rosh Ha'ain, Israel. For more information, see Verisity's web site at www.verisity.com.
Note to Editors: Verisity is a registered trademark of Verisity Design, Inc. Specman Elite is a trademark of Verisity Design, Inc. All other trademarks are the property of their respective holders.
Contact:
Verisity Design, Inc.
Jennifer Bilsey, 650/934-6823
jen@verisity.com
Related News
- Verisity Announces That National Semiconductor Corporation Standardizes on Verisity's Specman Elite
- Verisity's Specman Elite Version 4.1 Boosts Verification Reuse
- STMicroelectronics and Synopsys Partner to Develop Next-Generation, C-Based System Level Design Solution for Complex Systems on a Chip
- DSP Group selects Verisity's Specman Elite to cut Verification Time for latest Dual MAC DSP Cores
- Aldec's TySOM Family of Embedded System Development Solutions Now Supports Xilinx PYNQ (Python Productivity for Zynq)
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |