CoWare Appoints Dr. Heinz Holzapfel Vice President of New Application Services and IP Integration Organization
SAN JOSE, Calif.,--October 29, 2003--CoWare, Inc., the leading supplier of system-level electronic design automation (EDA) software, today announced the appointment of Dr. Heinz P. Holzapfel as vice president of its new Application Services and IP Integration organization, reporting to Peter Richards, vice president of worldwide field operations. Dr. Holzapfel was previously senior director for IP Integration at CoWare.
With the advent of .13 micron and below technologies, design challenges are increasingly systems and embedded software issues, and require a comprehensive system-level design (SLD) solution including processor and bus design, algorithm development, and SoC architectural exploration and design. CoWare's new Application Services and IP Integration organization empowers customers to accelerate deployment of SLD tools by helping them implement proven methodologies and model key systems IP, and by providing training to engineers on new SLD techniques.
"Heinz has the proven ability to deliver real results on time—leveraging 18-plus years' experience leading semiconductor engineering organizations with multi-site and multinational development teams," said Richards. "Heinz led the engineering team at CoWare that delivered on making the ConvergenSC Model Library the industry's most comprehensive portfolio available of fast and cycle-accurate SystemC IP models. Now, this new organization, with Heinz at the helm, will help our customers differentiate as they focus on getting their leading-edge designs to market."
"Above RTL, design concerns become much more application-specific," said Holzapfel. "Our domain knowledge in the converging consumer electronics, computing, and communications market supports customers who are deploying CoWare's system-level design tools. We have all of the components in place—superior products, the largest portfolio available of IP models for SLD, and a streamlined support infrastructure—to help these customers reduce their overall design time and beat their competition to market."
About Dr. Heinz Holzapfel
Dr. Holzapfel joined CoWare in February 2003, when CoWare acquired LISATek, where he was vice president of Application Services. Prior to LISATek, Dr. Holzapfel was vice president of engineering at Monolithic Systems, a startup focusing on embedded memory IP. Previously, he worked for 15 years with Siemens and Infineon in multiple positions in Germany and the U.S. He was responsible for building a worldwide SoC development organization with headquarters in San Jose, Calif. Dr. Holzapfel pioneered several new technologies, like the use of embedded DRAM technology for high memory densities and the use of mask programmable logic for low-cost and fast turnaround times for SoC products. Dr. Holzapfel is a native of Augsburg, Germany. He holds an M.D. in Solid State Physics and a PhD in Electrical Engineering from the Technical University of Munich.
About CoWare
CoWare, the leading supplier of system-level electronic design automation (EDA) software, is revolutionizing system on chip (SoC) and embedded software development by enabling engineers to create design platforms optimized for specific market requirements. Its software is employed today by major systems, intellectual property (IP) and semiconductor companies worldwide. For the second year, the Silicon Valley/San Jose Business Journal has recognized CoWare as one of the fastest-growing private companies in Silicon Valley. For more information, visit: http://www.coware.com.
|
Related News
- CoWare Appoints Allen Spence Vice-President Worldwide Services
- TSMC Appoints Dr. Shang-Yi Chiang as Senior Vice President
- eASIC Appoints Distinguished ASIC Expert Dr. Ranko Scepanovic as Senior Vice President of Advanced Technology
- TSMC Appoints Dr. Fu-Chieh Hsu as Vice President of Design and Technology Platform
- Xilinx Appoints Patrick Little Vice President Of Worldwide Sales & Services
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |