Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Design costs for complex chip architectures reaching $100 million


Related News

Breaking News

Most Popular (Updated Daily)

EE Times: Latest News
Design costs for complex chip architectures reaching $100 million

 
PALO ALTO, Calif. — The overall development cost for a new chip architecture continues to skyrocket, with some next-generation designs are running $100 million each, according to a Texas Instruments Inc. executive.

Gene Frantz, Principal Fellow at TI, said it is somewhat misleading to say that overall IC design costs are running $20 million or more per product. In reality, total development cost for a new, complex chip architecture is running at about $100 million per product, Frantz said. Overall cost includes the design, user guides, support and other items, he said.

Frantz added there are vast changes taking place in terms of developing new chip architectures. So what's driving up overall IC design costs?

"The era of [instruction-set architectures] is over," Frantz said. "Innovation has left the silicon. The focus is what runs on top the silicon," he told Silicon Strategies at the 3i iSight Semiconductor Event on Thursday (June 17). The event was co-sponsored by venture capital firm 3i Corp. and the Fabless Semiconductor Association.

The TI technologist was referring to the protocol stacks, software programmability and related functions, which have become key parts in overall chip design.

 





E-mail This Article Printer-Friendly Page