Altera announced two IP cores for DSP
IP cores for DSP
By David Larner - Embedded Systems,
March 21, 2001 (12:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010321S0020
Altera announced two intellectual property (IP) cores for the digital signal processing (DSP) marketplace for implementation on the company's programmable logic devices (PLDs). These cores are designed for the communications applications. Each signal processing IP core has been rigorously tested and meets the requirements of IEEE and other communications standards setting bodies. One is an infinite impulse response (IIR) structure that has been developed to meet the needs of automatic gain control circuits (AGC), Goertzel algorithm implementation, digital direct synthesis, or cascaded integrated comb (CIC) filters. The IIR order 2 filter, for industrial control applications, can be implemented in Altera's APEX EP20K30E devices
Related News
- Dolphin unveils two break-through DSP and AI digital platforms dedicated to edge computing applications
- OFC 2019: eSilicon to demonstrate two 7nm IP products, 56G DSP SerDes over a 5-meter Samtec cable assembly and a complete HBM2 PHY subsystem
- Altera Quartus II Software v14.1 Enables TFLOPS Performance in Industry's First FPGA with Hardened Floating Point DSP Blocks
- Altera Changes the Game for Floating Point DSP in FPGAs
- New DINI Two Chip Altera Stratix V Board for High-Speed, Low-Cost, ASIC Prototyping
Breaking News
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |