English
M2000 Intros Largest 90nm eFPGA
FlexEOS “expands the range of applications and products that can benefit from eFPGA functionalty”
PARIS – Feb. 7, 2005 – M2000 today announced immediate availability of its 90nm FlexEOS embedded FPGA macros, production proven in 90 nanometer CMOS technology and ready for volume manufacture. At 90nm, M2000’s high-performance FlexEOS eFPGA macro breaks the density barrier of 1,000 reprogrammable Look-Up Tables (LUT’s) per mm2 , with an intrinsinc technology performance capable of 2.7 GHz . It is also the industry’s largest eFPGA with 98,304 LUTs, comparable to the high-end of the capacity range for commercial FPGAs.
“This achievement reinforces M2000’s position as the leader in the embedded FPGA market,” said In-Stat principal analyst, Jerry Worchel. “The high density of FlexEOS eFPGAs expands the range of applications and products that can benefit from eFPGA functionalty
“Field reprogrammable products are now within reach for ASIC designs, as well as platform ASICs for sizable volume production runs,” Worchel continued. “eFPGAs can be used in a wide variety of common functions where they would be programmed for multiple derivatives. One example is the printer market, where one base design could be dynamically reprogrammed for many different applications.”
“We are very happy about the successful achievement of such a large, complex project. It proves the viability of the technology, the software, and the integration methodology,” said M2000 CEO Frederic Reblewski. “A beta customer’s own design team added a complex series of system functions around the M2000 core, and integrated and validated the complete chip. Both we and the customer’s design team take more than a little satisfaction from the fact that the first silicon is operational.”
Reblewski also announced the company plans to open its first North American office in Silicon Valley later this month to provide sales and support for its expanding customer base.
About FlexEOS
The FlexEOS range of embedded FPGA cores are SRAM based, and can be dynamically reconfigured to change the functionality of ASIC and SoC circuits after silicon processing and packaging. FlexEOS macros are suitable for a wide range of applications, and can be supplied for any silicon foundry technology. FlexEOS macros are currently characterized and manufactured in 90 nanometer CMOS technology. The silicon density for logic functions is up to 1,350 LUT’s per mm2, and the delay representing the LUT plus its interconnect portion is 0.372 ns. Each macro is delivered with a comprehensive software tool suite for the compilation of the applications which are to run on the macro.
Availability and Pricing
M2000’s range of FlexEOS products has been produced for some time in 130nm technology, and are now available for production in 90nm. Evaluation versions of the software are available from M2000. The comprehensive pricing structure, which can be tailored to individual requirements, includes a license fee for each project, and royalties on production chips.
About M2000
M2000 was created in 1996 by three EDA & FPGA veterans who previously started Meta Systems (acquired by Mentor Graphics in May 1996). At Meta Systems, the three engineers developed the industry’s first emulation system based on custom FPGAs (Field Programmable Gate Arrays.) The founding team has more than 17 years in FPGA architecture design, and hold numerous patents in the field of configurable logic and its applications for electronic system testing. M2000’s current focus is the design and development of state of the art configurable logic technology for the rapidly growing reconfigurable SoC (System on a Chip) market. Corporate headquarters are located at: 1 Route de Gisy, Parc Burospace, Hall 1bis, Bièvres, (91570) France. Website: http://www.m2000.com .
PARIS – Feb. 7, 2005 – M2000 today announced immediate availability of its 90nm FlexEOS embedded FPGA macros, production proven in 90 nanometer CMOS technology and ready for volume manufacture. At 90nm, M2000’s high-performance FlexEOS eFPGA macro breaks the density barrier of 1,000 reprogrammable Look-Up Tables (LUT’s) per mm2 , with an intrinsinc technology performance capable of 2.7 GHz . It is also the industry’s largest eFPGA with 98,304 LUTs, comparable to the high-end of the capacity range for commercial FPGAs.
“This achievement reinforces M2000’s position as the leader in the embedded FPGA market,” said In-Stat principal analyst, Jerry Worchel. “The high density of FlexEOS eFPGAs expands the range of applications and products that can benefit from eFPGA functionalty
“Field reprogrammable products are now within reach for ASIC designs, as well as platform ASICs for sizable volume production runs,” Worchel continued. “eFPGAs can be used in a wide variety of common functions where they would be programmed for multiple derivatives. One example is the printer market, where one base design could be dynamically reprogrammed for many different applications.”
“We are very happy about the successful achievement of such a large, complex project. It proves the viability of the technology, the software, and the integration methodology,” said M2000 CEO Frederic Reblewski. “A beta customer’s own design team added a complex series of system functions around the M2000 core, and integrated and validated the complete chip. Both we and the customer’s design team take more than a little satisfaction from the fact that the first silicon is operational.”
Reblewski also announced the company plans to open its first North American office in Silicon Valley later this month to provide sales and support for its expanding customer base.
About FlexEOS
The FlexEOS range of embedded FPGA cores are SRAM based, and can be dynamically reconfigured to change the functionality of ASIC and SoC circuits after silicon processing and packaging. FlexEOS macros are suitable for a wide range of applications, and can be supplied for any silicon foundry technology. FlexEOS macros are currently characterized and manufactured in 90 nanometer CMOS technology. The silicon density for logic functions is up to 1,350 LUT’s per mm2, and the delay representing the LUT plus its interconnect portion is 0.372 ns. Each macro is delivered with a comprehensive software tool suite for the compilation of the applications which are to run on the macro.
Availability and Pricing
M2000’s range of FlexEOS products has been produced for some time in 130nm technology, and are now available for production in 90nm. Evaluation versions of the software are available from M2000. The comprehensive pricing structure, which can be tailored to individual requirements, includes a license fee for each project, and royalties on production chips.
About M2000
M2000 was created in 1996 by three EDA & FPGA veterans who previously started Meta Systems (acquired by Mentor Graphics in May 1996). At Meta Systems, the three engineers developed the industry’s first emulation system based on custom FPGAs (Field Programmable Gate Arrays.) The founding team has more than 17 years in FPGA architecture design, and hold numerous patents in the field of configurable logic and its applications for electronic system testing. M2000’s current focus is the design and development of state of the art configurable logic technology for the rapidly growing reconfigurable SoC (System on a Chip) market. Corporate headquarters are located at: 1 Route de Gisy, Parc Burospace, Hall 1bis, Bièvres, (91570) France. Website: http://www.m2000.com .
|
||||||
Related News
- M2000 unveils optimized eFPGA architecture for DSP functions
- M2000 Opens Silicon Valley Office Serving eFPGA Customers Throughout North America
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass-Produced
- QuickLogic and Zero-Error Systems Partner to Deliver Radiation-Tolerant eFPGA IP for Commercial Space Applications
- Industry Leading PPA DSP Available For All Existing EFLX eFPGA
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
|
E-mail This Article | 
|
|
Printer-Friendly Page |