English
New Silicon IP
-
Blockchain Hardware Accelerator
- Wide variety of ECC curves supported (Weierstrass, Edwards, Montgomery, Twisted-Edwards, …)
- Ideal for FPGA/ASIC integration
-
IEEE 802.11i MAC
- SoC architecture
- Scalable solution
- On demand customization available
-
Crypto Coprocessor
- Scalable architecture and crypto engines for optimal performance/resource usage
- Configurable for perfect application fit
-
ARIA Crypto Engine
- Supports a wide selection of programmable ciphering modes
- Supports encryption & decryption
- Supports 128-bit, 192-bit & 256-bit key sizes
-
PGA IP core T-COR-32 is designed to solve the problems of targeting and targeting. The IP core is used in unmanned aerial vehicles, combat modules, fire control systems, fire control systems and target designation systems.
-
Video Tracking FPGA IP core for Xilinx and Altera
-
JPEG Extended Encoder
-
Master I3C bus controller with FIFO
-
TLS Handshake Hardware Accelerator
- RSA, ECC and more
- > 1 GHz in 16nm
- 400-500 MHz on mid-range/high-end FPGA
IP Provider: Give the best exposure to your IPs, by listing your products for free in the world's largest Silicon IP catalog (8,000 products from more than 400 companies)