Graphcore Uses Synopsys Design Platform to Implement Colossus Chip to Accelerate AI Computing
Synopsys Fusion Technology Enables Superior Power, Performance, Area for AI Chip Design
MOUNTAIN VIEW -- Calif., Sep 18, 2018 -- Synopsys, Inc. (Nasdaq: SNPS) today announced that Graphcore has used the Synopsys Design Platform to successfully implement its Colossus™ intelligent processing unit (IPU) to accelerate artificial intelligence (AI) computing compared to existing processors (CPUs and GPUs). Comprehensive Synopsys digital and custom design flows, enhanced with key AI-focused optimization technologies, enable designers to achieve target quality-of-results (QoR) and time-to-results (TTR) goals on their AI chips for cloud computing, data center, automotive, and mobile applications. Synopsys' Fusion Technology™ has been augmented with optimization capabilities for AI chip design, including interconnect planning, multiply-accumulate (MAC) topology optimization, and complete AI IP reference flows for maximum speed, smallest area, lowest power, or an optimum balance of the three.
The demand for AI processing potency has been doubling every 3.5 months since 2012 (source: OpenAI), however, the escalating performance, power, and latency required to achieve the processing level are pushing the limits of existing CPU and GPU processors. Graphcore's Colossus IPU is optimized for AI workloads, and can hold entire neural networks on the chip. It employs graph computing with massively parallel, low-precision floating-point compute, and provides much higher compute density than other solutions to accelerate both training and inference for machine learning.
"The Synopsys Design Platform with Fusion Technology provides all of the capabilities we need to achieve superior processing performance for artificial intelligence and machine learning," said Phil Horsfield, vice president of Silicon at Graphcore. "Our partnership with Synopsys has been instrumental in developing the Colossus IPU in a fast-moving, dynamic market for driving current and future AI applications."
The typical AI chip consists of thousands of replicated processor cores, characterized by high throughput, energy efficiency, and low latency. The processor core is the critical building block, with challenging connectivity requirements that can lead to routability-limiting congestion. Synopsys Fusion Technology is the preferred choice for AI chips, providing the best power, performance, congestion/area, yield, and design closure. It has been enhanced with several key AI-focused optimization technologies, including AI chip interconnect planning for hundreds of replicated modules, MAC topology optimization, complete AI IP reference flows, full-flow concurrent clock and data optimization, wire synthesis, and logic restructuring. Comprehensive digital and custom design flows comprised of Design Compiler® Graphical synthesis, IC Compiler™ II place-and-route, PrimeTime® signoff, StarRC® extraction, Custom Compiler® custom layout, SiliconSmart® characterization, and HSPICE® circuit simulation deliver best-in-class QoR and TTR.
"As a leader in AI chip design, Synopsys has been working with pioneers in computer vision, object and speech recognition, and big data analytics," said Sassine Ghazi, co-general manager, Design Group at Synopsys. "Graphcore's Colossus IPU is a major achievement in machine learning, empowering AI applications to move data across the chip orders-of-magnitude more efficiently, while significantly reducing any wasted processing power. Synopsys' Fusion Technology is enabling AI chip companies like Graphcore to quickly bring to market highly-differentiated, industry-defining Super Chips with Synopsys."
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and is also growing its leadership in software security and quality solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest security and quality, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and Arm Deliver Comprehensive Solutions to Increase Performance and Accelerate Time-to-Market for High-Performance Computing, Data Center and AI SoCs
- Ceva Launches Multi-Protocol Wireless Platform IP Family to Accelerate Enhanced Connectivity in MCUs and SOCs for IoT and Smart Edge AI Applications
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- Ampere to Acquire OnSpecta to Accelerate AI Inference on Cloud-Native Applications
- Blaize, leading AI Solution for Edge Computing, Announces $71M Series D Financing to Further Accelerate Growth
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |