English
You are here:
I2C Master Serial Interface Controller
Master serial interface compatible with the popular Philips® I2C standard. Features a simple command interface and permits multiple I2C slaves to be controlled directly from your FPGA, CPLD or ASIC device.
Supports standard (100 kbits/s), fast (400 kbits/s) and custom data rates up to 4Mbits/s. Setup and hold-times on the SDA pin are fully configurable.
Supports standard (100 kbits/s), fast (400 kbits/s) and custom data rates up to 4Mbits/s. Setup and hold-times on the SDA pin are fully configurable.
Features
- Philips® I2C Compliant
- Simple command interface
- Input and output FIFOs
- Standard, Fast and custom-mode data rates
- Fully configurable setup/hold times
- Slave clock-stretching support
- 4 MBits/s+ operation
Benefits
- Technology independent IP Core
- Suitable for FPGA and ASIC
- Supplied as human-readable source code
- One-time license fee with unlimited use
- Field tested and market proven
- Any custom modification on request
Deliverables
- VHDL source-code (or Verilog on request)
- Simulation testbench
- Examples and scripts
- Full pdf datasheet
- One-to-one technical support
Block Diagram of the I2C Master Serial Interface Controller
View I2C Master Serial Interface Controller full description to...
- see the entire I2C Master Serial Interface Controller datasheet
- get in contact with I2C Master Serial Interface Controller Supplier
I2C
- APB I2C master and slave
- I2C Bus Interface - Master with FIFO
- A 16nm/12nm Flip-Chip IO library with dynamically switchable 1.8V/3.3V GPIO, 5V I2C open-drain, 5V OTP and 1.8V / 3.3V analog
- A 22nm Wirebond IO library with dynamically switchable 1.8V/3.3V GPIO, 3.3V I2C open-drain, & analog cells
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell
- A 130nm Wirebond IO library with 3.3V GPIO, LVDS TX & RX, 3.3V I2C open-drain, analog cell and OTP program cell