Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler
The compiler supports a comprehensive range of words and bits. While satisfying speed and power requirements, it has been optimized for area efficiency.
VeriSilicon SMSB 0.11 Process Synchronous Memory Compiler uses four layers within the blocks and supports metal 4, 5, 6, 7 or 8 as the top metal. Dummy bit cells are designed with the intention to enhance reliability
View Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler full description to...
- see the entire Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler datasheet
- get in contact with Silterra 0.13Z 1.5v High Density Single-Port SRAM Compiler Supplier