English
High Bandwidth Memory 3 (HBM3/3E) IP optimized for Samsung SF4X
SiliConch’s USB-C PD IP Solutions
By Shubham Paliwal, Logic Design Engineer of Siliconch
IP SoC 2017 Grenoble
December 6th-7th, 2017
Design and Reuse (D&R)
Posted on Wednesday Dec. 13, 2017
SiliConch Systems Channel