- Verification IP Catalog >
- Memory >
- DRAM >
Simulation VIP for DFI
The Cadence® Verification IP (VIP) for DFI provides a mature, highly capable compliance verification solution for the DFI protocol. The VIP supports the simulation platform and enables metric-driven verification of IP and system-on-chip (SoC) designs against DFI protocol specifications. DFI VIP supports both the memory controller (MC) traffic generation and the PHY component, which samples from the DFI interface and drives to the memory interface for different memory variants. The VIP for DFI is compatible with the industry-standard Universal Verification Methodology (UVM) and supports all leading simulators.
Supported specification: DDR PHY Interface Specification v4.0, v5.0 and v5.1
View Simulation VIP for DFI full description to...
- see the entire Simulation VIP for DFI datasheet
- get in contact with Simulation VIP for DFI Supplier