APB4 Multiplexer
Multi-Port Front-End
Configurable AMBA bus SoC platform
1-64Gbps PCI-Express Gen1 - Gen6 PHY and CXL SerDes
EnSilica to list on London Stock Exchange's AIM market, expected to begin trading from 24th May
MediaTek Launches First mmWave Chipset for Seamless 5G Smartphone Connectivity
QOI Image Compression IP Cores available from CAST and Ocean Logic
An 800 Mpixels/s, ~260 LUTs Implementation of the QOI Lossless Image Compression Algorithm and its Improvement through Hilbert Scanning
New Ethernet Adaptation Layer Adds Control Option to MIPI A-PHY Automotive Networks
AES 256 algorithm towards Data Security in Edge Computing Environment
TSMC N3 will be a Record Setting Node!
Rambus CSI-2 Tx Controller Core is ISO-26262 Certified
Optimized on-chip ESD protection to enable high-speed Ethernet speed in cars
Core is a predesigned block of logic employed as a building block for ASIC design.
© 2022 Design And Reuse
All Rights Reserved.
No portion of this site may be copied, retransmitted, reposted, duplicated or otherwise used without the express written permission of Design And Reuse.
Suppliers, list your IPs for free.
English
