Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore



Case study of a complex video system-on-chip


Related Articles

Related

Sonics, Inc. Hot IPs

Latest Articles

Most Popular (Updated Daily)

Tom De Schutter, CoWare  and Jeff Haight, Sonics
(12/03/2007 9:00 AM EST)

The efficient design of complex, multimedia-intensive, heterogeneous multiprocessing (HMP) systems-on-chip (SoCs) for inclusion in HDTVs and related consumer-oriented systems presents a daunting array of challenges. A collaborative effort among IC designers using CoWare's ESL tools and Sonics' SMX smart-interconnect IP designed for this class of SoCs enabled the rapid optimization and verification of the design aspects necessary to meet the critical architectural challenges.

Home-entertainment-enamored consumers and the press celebrate the convergence of communications, multimedia, high-definition video with high-quality multichannel audio, widely adopted technical standards and the resultant, rapidly declining prices that enable mass production and proliferation of these mini-miracles. However, with design cycles under extreme pressure from concept to tapeout, and demanding IDMs being forced to change specifications and features late in the design cycle as standards evolve or competition motivates additional capabilities or price points, what is to be done?

Most commonly, difficulties with timing closure are frequently encountered, necessitating tedious critical-path analyses and modifications to the logic, often requiring re-simulation and re-verification efforts before final tapeout.

However, with the existence of a robust, high-level model, these efforts may be greatly simplified. For example, suppose the critical-path analysis includes a rounding, and suppose that a simple truncation might save two gate delays. Will the resulting change still meet some required standard, and will it also be undetectable as part of a video or audio stream? Making these changes at a much higher level of abstraction (such as at the SystemC transaction level) helps speed the task of resimulating and reverifying by a couple orders of magnitude, allowing a great level of confidence in changes at the register transfer level that are to be quickly resynthesized.

Click here to read more ...



   

Contact Sonics, Inc.

Fill out this form for contacting a Sonics, Inc. representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



   

Add your Opinion

   

 

E-mail This Article Printer-Friendly Page


<A HREF="http://www.design-reuse.com/banner/exit.php?id=445" target="_top"><IMG SRC="http://www.us.design-reuse.com/adserver/www/images/eureka_static.jpg" WIDTH=125 HEIGHT=125 BORDER=0></A>