Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Restoring the artistry of analog design
Jeff Jussel, Ashutosh Mauskar, Magma Design Automation Inc.
10/26/2010 2:06 PM EDT
The fact is that analog design is the most difficult and detailed kind of electronic design. The scope of variables to be managed, the extreme sensitivities to circuit constraints, and the quality of results required make analog as much of an art form as it is a science. The engineers that choose to do analog design learn their craft over time and become experts in the nuance of each analog circuit – truly artisans in every sense of the word.
So, it is little wonder that analog design flows have resisted automation. There have been attempts of course. But most were either not generically applicable or required so much work to set up that they failed to deliver any productivity gain for seasoned analog designers. As a result, the basic analog design flow has remained constant for years.
Unfortunately, the increasing complexity of silicon processes and the pervasive growth in mixed-signal designs have combined to swamp analog design teams. As more projects pile on their plates, analog designers don’t have time to practice the creativity that originally attracted them to the field. To restore the artistry to analog design, new tool automation should focus on these major areas: design optimization, design closure, and design reuse.
E-mail This Article | Printer-Friendly Page |
|
Related Articles
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
- Analog IP to protect SoC from side-channel attacks
- Achieving Unprecedented Power Savings with Analog ML
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
New Articles
Most Popular
- System Verilog Assertions Simplified
- System Verilog Macro: A Powerful Feature for Design Verification Projects
- Dynamic Memory Allocation and Fragmentation in C and C++
- PCIe error logging and handling on a typical SoC
- Enhancing VLSI Design Efficiency: Tackling Congestion and Shorts with Practical Approaches and PnR Tool (ICC2)