India's Mindtree joins Cadence's Jumpstart program
EE Times: India's Mindtree joins Cadence's Jumpstart program | |
K.C. Krishnadas (04/06/2005 8:32 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=160501153 | |
BANGALORE, India India's Mindtree Consulting has enrolled as the first member of Jumpstart, a new Cadence program aimed at enabling semiconductor design services firms in India to ramp up quickly and without large capital expenditures. Jumpstart provides design services firms access to Cadence technology while marketing their services to customers. The program has been specially developed for firms in India. The program enables companies such as Mindtree to build competency and team expertise on Cadence software as they present their value to potential customers. The design services companies formally purchase the Cadence technology only after acquiring customers. "MindTree has been a provider of front-end ASIC design and verification services," said S. Janakiraman, president and chief executive of R & D Services, MindTree Consulting Pvt. Ltd., in a statement. "MindTree is now keen to enter the back-end or IC implementation space. The Jumpstart program has enabled us to do this quickly and cost effectively," he added. MindTree Consulting has purchased Cadence technology including RTL Compiler, First Encounter, Global Physical Synthesis, NanoRoute and CeltIC.
| |
- - | |
Related News
- Thalia's IP reuse platform joins Cadence Connections EDA Program
- ARM Opens New Approved Design Center In India; MindTree Consulting joins the Approved Design Center Program to increase ARM’s design and implementation resources in India
- Xiphera joins Microchip Technology's FPGA Design Partner program
- Siemens joins Intel Foundry Services' EDA Alliance program
- IC'Alps joins Arm Approved Design Partner program to better support customers with ASIC development
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |