Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Multimedia IP Journal Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


IP integration is a quality issue


Breaking News

Most Popular (Updated Daily)

Richard Goering, EE Times
(03/29/2006 8:57 PM EST)
 
SAN JOSE, Calif. — Enabling silicon intellectual property (IP) integration is as significant a quality concern as designing bug-free IP in the first place, said panelists at the International Symposium on the Quality of Electronic Design (ISQED) here Tuesday. One implication: IP is as much a services business as a commodity.

Panelists were quick to distinguish between concerns about bugs and integration problems. Integration is more intangible, said John Goodenough, director of design technology at ARM Ltd., and in some ways more challenging. "We can't anticipate every integration scenario," he said.

Guri Stark, vice president of marketing for Synopsys' solutions group, emphasized that IP is not a "sell and forget" type of business. Even if an IP provider does a perfect job with respect to verification, validation, and protocol compliance, it doesn't guarantee the IP works with your design, Stark said.

Click here to read more ...





E-mail This Article Printer-Friendly Page



list: -1219996548.32 seconds
detail: 0.00114011764526 seconds
prov: 0.00192594528198 seconds
end_new