Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Avago Advances Its ASIC Technology to the Next Generation: Proves High-Performance 12.5 Gbps SerDes Core in 65 Nm CMOS Process
Key Development in Chip Design Extends Deep Heritage of Leading-Edge IP
SAN JOSE, Calif., Wireless System Design Conference and Expo 2002, June 26, 2006 -- Avago Technologies, the world's largest privately held semiconductor company, today announced it is among the first manufacturers to validate its SerDes core in 65 nm CMOS process technology. This milestone advances the state of SerDes (Serialization/Deserialization) ASIC core design from today's mainstream 90 nm to 65 nm process technology. With over 25 million embedded SerDes channels shipped, Avago extends its leadership position as a supplier of innovative embedded SerDes cores for OEMs building next generation networking, computing and storage hardware.
Avago's embedded SerDes intellectual property (IP) core offers extremely low jitter, making it possible to integrate as many SerDes channels as needed onto a single 65-nm CMOS (complementary metal oxide semiconductor) chip, each operating at up to 12.5 Gbps. Additionally, the new SerDes core features Avago's proprietary clockless Decision Feedback Equalization, on-chip BERT for channel bit error rate optimization, LC-based oscillator for improved power-supply noise rejection, and 1149.6 AC-Extest for testing AC-coupled connections.
"This technology advancement, representing our fifth generation SerDes core, will continue to provide networking and computing OEMs with competitive advantages," said James Stewart, vice president and general manager of Avago Technologies' Enterprise ASIC division. "Our customers can rely on us to deliver high-bandwidth systems with superior reliability, and reduced size, complexity and cost."
This core is the latest in Avago's broad embedded SerDes offering which include cores planned for use in Fibre Channel, XAUI/CEI, XFI, 802.3ap and PCI-Express applications.
Avago Technologies incorporates testing capabilities as early as the definition of system-level architecture and accounts for in-circuit manufacturing test, functional test, system turn-on and debug, and field diagnostics. The result is faster time to market of reliable high-bandwidth networking and storage systems.
About Avago's ASIC Solutions
With three decades of ASIC design and manufacturing experience, Avago offers state-of-the-art hierarchical design methodology and design-for-test capability. The company has a consistent record of first-pass success in the design and manufacture of these chips. These strengths, combined with an extensive IP portfolio, facilitate rapid integration of quality, high-performance ASICs for applications including networking, storage and computing. More information is available at www.avagotech.com/asics.
About Avago Technologies
Avago Technologies is the world's largest privately held semiconductor company, with approximately 6,500 employees worldwide. Avago provides an extensive range of analog, mixed-signal and optoelectronic components and subsystems to more than 40,000 customers. The company's products serve four end markets: industrial and automotive, wired networking, wireless communications, and computer peripherals. It is recognized for providing innovative, high-quality products along with strong customer service and the industry's best on-time delivery. Avago's heritage of technical innovation dates back 40 years to its Agilent/Hewlett-Packard roots. Information about Avago is available on the Web at www.avagotech.com.
|
Related News
- Avago Technologies Leads Industry With 17 Gbps SerDes Performance in 65 nm CMOS Process
- Agilent Technologies Proves High-Performance 6.25 Gb/s SerDes Core in 90-Nanometer CMOS Process
- High-performance, high-bandwidth IP platform for Samsung 14LPP process technology
- GLOBALFOUNDRIES Launches High-Performance ASIC Offering on 14nm FinFET Process Technology
- Avago Technologies Debuts 28-nm ASIC Embedded SerDes with Industry-Leading 30-Gbps Performance
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |