Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Sandcraft awarded new performance-enhancing patents for CPU design
FOR IMMEDIATE RELEASE
Media Contacts: | |
Michael Barar 408-490-3200 barar@sandcraft.com www.sandcraft.com | Jonathan Hirshon 408-969-4888 x101 jh@horizonpr.com www.horizonpr.com |
SANDCRAFT AWARDED NEW PERFORMANCE-ENHANCING PATENTS FOR CPU DESIGN
SANTA CLARA, Calif., - July 11, 2000 -- SandCraft, Inc. - a recognized leader in the design of high-performance MIPS® processors - today announced the award of four new patents that enable new levels of functionality, performance, scalability and efficiency for the company's CPU technology. The four issued patents include:
- Number 6,085,271, "System bus arbitrator for facilitating multiple transactions in a computer system"
- Number 6,070,299, "Cache memory cell with a pre-programmed state"
- Number 6,055,606, "Writeback cache cell with a dual ported dirty bit cell and method for operating such a cache cell"
- Number 6,035,388, "Method and apparatus for dual issue of program instructions to symmetric multifunctional execution units"
About SandCraft
SandCraft, founded in June 1996, develops and markets advanced microprocessor technologies for use as computing engines in high-performance embedded applications. These processors are targeted for use in consumer electronics, office automation, and communications applications, such as digital TV, advanced digital set-top boxes, Internet appliances, game consoles, printers, routers, and switches.
Editor's Note - SandCraft images and press materials may be obtained from the Horizon Communications Website at http://www.horizonpr.com
"Engines for the Digital Age" is a trademark of SandCraft, Inc. MIPS is a registered trademark, MIPS32, and MIPS64 are trademarks of MIPS Technologies, Inc. All other trademarks are the property of their respective companies.
Related News
- Ventana and Imagination Partner to Deliver World's Highest Performance RISC-V CPU & GPU Solutions
- Ventana Introduces CES Audience to World's Highest Performance RISC-V CPU, Veyron V1
- Innovative ASIC CPU Drives Record-Setting Server Performance
- MediaTek Dimensity 9000 uses Armv9 technology for unparalleled performance
- StarFive Starts Delivery of High Performance RISC-V CPU Core IP "Dubhe"
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |