Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Analysis: BDTI Certifies ARC's H.264 Performance
This month BDTI and silicon intellectual property licensor ARC International announced completion of BDTI Solution Certification™ of the H.264 decode performance of the ARC Video Subsystem. The ARC Video Subsystem, the first product to be certified under BDTI's Solution Certification Service, is a programmable subsystem capable of supporting multiple video standards. In certifying the solution, BDTI has independently verified its performance using proprietary BDTI bitstreams and metrics.
H.264 decoder solution performance is reported as the minimum clock rate required to decode BDTI's Primary Operating Point bitstream in real-time. The Primary Operating Point uses the following basic parameter settings: "D1" resolution (720 x 480 pixels), 30 frames per second, Baseline Profile, and a maximum bit rate of 1.5 Mbps.
Two important factors that affect the minimum clock rate required for real-time operation are the number of output "delay buffers" used and the performance of external (main) memory. In recognition of these factors, BDTI has chosen to present the minimum clock rate required by the ARC Video Subsystem for real-time operation for a number of output delay buffer sizes and a range of external memory access times (see Figure 1).
E-mail This Article | Printer-Friendly Page |
|
Related News
- ARC and BDTI Announce the Industry's First Certified H.264 Decoder Performance Benchmark Results
- Allegro introduces world's first H.264/MPEG-4 AVC High-Profile/High-Definition Hardware Video Encoding IP
- Stretch Inc. Introduces World's First 16-Channel H.264 Digital Video Recorder in a PCI-Express Add-in Card
- Mobilygen Announces the Industry's Broadest Range of H.264 HD Codec ICs
- CEVA's Fully Programmable Mobile Multimedia Solution Passes Allegro H.264 Test Suite
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process