Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Gaisler Research extends the GRLIB IP library with USB 2.0 Host Controller


Related News

Related

Gaisler Research Hot IPs

Breaking News

Most Popular (Updated Daily)

May 29, 2007 -- Gaisler Research AB announced that a USB 2.0 Host Controller IP (Intellectual Property) core is now available as a part of the GRLIB IP library. The Host Controller supports High-, Full- and Low-Speed USB traffic. USB 2.0 High-Speed functionality is supplied by an enhanced host controller implementing the Enhanced Host Controller Interface (EHCI). Full- and Low-Speed functionality (USB 2.0 and USB 1.1) is supplied by one or more companion controllers implementing the Universal Host Controller Interface (UHCI).

"The LEON3/GRLIB is widely used in consumer and industrial electronics. The addition of a state of the art USB 2.0 Host Controller core will further strengthen GRLIB for these applications," said Jiri Gaisler, Founder and CTO of Gaisler Research AB.

Availability

The USB 2.0 Host Controller is available for licensing now, either as a stand alone IP or as part of the GRLIB IP library. The IP-core is delivered as a synthesizable soft IP in VHDL source code together with test bench and documentation. Customers can download the user’s manual directly at: USB 2.0 Host Controller.

About GRLIB

The GRLIB IP Library is an integrated set of reusable IP-cores, designed for system-on-chip (SOC) development. The IP cores are centered on the common on-chip bus, and use a coherent method for simulation and synthesis. The library is vendor independent, with support for different CAD tools and target technologies. A unique plug&play method is used to configure and connect the IP cores without the need to modify any global resources. The library includes cores for AMBA AHB/APB control, the LEON3 SPARC processor, 32-bit PC133 SDRAM controller, 32-bit PCI bridge with DMA, 10/100/1000 MBit Ehernet MAC, 8/16/32-bit PROM and SRAM controller, CAN controller, TAP controller, UART with FIFO, modular timer unit, interrupt controller, and a 32-bit GPIO port. Memory and pad generators are available for Virage, Xilinx, UMC, Atmel, Altera, Actel and Lattice.

About Gaisler Research AB

Gaisler Research AB is a provider of SoC solutions for exceptionally competitive markets such as Aerospace, Military and demanding Commercial applications. The Gaisler Research's products consist of user-customizable 32-bit SPARC V8 processor cores, peripheral IP-cores and associated software and development tools. Gaisler Research solutions help companies develop highly competitive customer and application-specific SoC designs.




   

Contact Gaisler Research

Fill out this form for contacting a Gaisler Research representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page