Altera bases 45-nm success on TSMC relationship
(10/09/2007 1:51 PM EDT)
NEW YORK — Altera and TSMC are at it again. Altera's next venture into a family of FPGAs that will be produced in the 45-nm process node is riding on the success of its earlier 65-nm successful relationship with foundry TSMC.
Two years ago, Taiwan Semiconductor Manufacturing Co. Ltd. unveiled its 65-nm manufacturing process and FPGA maker Altera and others were taping out 65-nm designs. The first 65-nm process was optimized for low power, followed by a high-speed version. The 65-nm process already included the use of strained silicon and nickel silicide, low-k dielectrics and copper interconnects.
E-mail This Article | Printer-Friendly Page |
|
Intel FPGA Hot IP
Related News
- Texas Instruments 45-nm Chip Manufacturing Process Doubles Output per Wafer, Lowers Power and Boosts Performance
- Partnership With TSMC Yields First Silicon Success on Altera's 90-nm, Low-k Products
- Altera and TSMC Collaborate on 55 nm EmbFlash Process
- Synopsys Accelerates Advanced Chip Design with First-Pass Silicon Success of IP Portfolio on TSMC 3nm Process
- NXP and TSMC to Deliver Industry's First Automotive 16 nm FinFET Embedded MRAM
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing