IP Adventures in EDA
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
- Synopsys Showcases EDA Performance and Next-Gen Capabilities with NVIDIA Accelerated Computing, Generative AI and Omniverse
- PrimisAI Unveils Premium Version of RapidGPT, Redefining Hardware Engineering
- Synopsys and Intel Foundry Accelerate Advanced Chip Designs with Synopsys IP and Certified EDA Flows for Intel 18A Process
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process