Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Maxim Integrated Products and Altera Offer a Simple, Cost-Effective Solution to Protect FPGA Designs
Maxim's secure memory devices, priced at less than $1.00 (1000-up), incorporate both the Secure Hash Algorithm (SHA-1), a thoroughly scrutinized public hash protocol developed by National Institute of Standards and Technology (NIST), and the cost-effective 1-Wire® interface. This combination of technologies results in an elegant challenge-and-response authentication scheme that prevents unauthorized cloning of OEM FPGA designs.
The security solution utilizes a challenge-and-response-based authentication (identify friend or foe, or IFF) sequence between the FPGA and a 1-Wire secure memory device to differentiate between an authorized and a cloned environment. An authorized environment or product incorporates a 1-Wire secure memory, which has the correct OEM secret key. Once the FPGA determines that it is communicating in an authorized environment, it transitions to normal operation by enabling all the functions defined by the customer-specific configuration code stored in the SRAM. If the authentication sequence fails, the FPGA can either disable system operation or set system operation to reduced functionality.
Maxim's 1-Wire secure memories use the SHA-1 protocol, which has been thoroughly scrutinized and certified by the cryptographic community. We believe that SHA-1's public nature gives Maxim's secure memory devices more credence than solutions based on proprietary and private security algorithms that typically rely on "security by obscurity." Compared to authentication products which are based on encryption algorithms, Maxim's SHA-1 based security solutions are subject to significantly lower export restrictions, making them ideal for products that have broad international distribution.
Maxim's 1-Wire bus is a simple signaling scheme that combines data and power for device operation onto a single bus and ground return. This clever communication scheme allows designers to add memory, authentication, and mixed-signal functions while minimizing system interconnect. Learn more about 1-Wire at www.maxim-ic.com/1-Wire.
The complete FPGA security reference design is available on Altera's website. For an online presentation of how this security solution works, please visit www.maxim-ic.com/Cyclone.
Maxim Integrated Products, a two billion dollar company, designs and manufactures ICs for analog and mixed-signal applications. The company has designed over 5400 products, more than any other analog semiconductor company, in the 25 years since its founding.
Altera's programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate, and win in their markets. Find out more at www.altera.com.
|
Related News
- Altera and TES Offer Cost-Effective FPGA-Based Reconfigurable Graphics Controller
- Microsemi is First FPGA Provider to Offer Open Architecture RISC-V IP Core and Comprehensive Software Solution for Embedded Designs
- Altera Speeds IEC 61508-compliant Designs with Certified 28 nm FPGAs, SoCs, and Toolflows
- Altera FPGAs and IP with New Functional Safety Development Board and Reference Designs Reduce SIL 3 Development and Certification Costs for Industrial Designs
- Reflex CES' Aurora-Like 64B/66B IP Core Enables Mixed Vendor FPGA Designs
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |