Design Reuse
Search EETimes
Silicon IP Verification IP Software IP Wanted IP !!! Free Download IP Analytics (Restricted Access) FPGA Board / Kit Design Services Foundries Main IP/SoC Products Embedded Systems Design Platform / Structured ASIC Foundries FPGA / CPLD Fabless / IDM Deals Legal Business Financial Results People ESL Design Commentary / Analysis Main Silicon IP / SoC Verification IP FPGA / CPLD Embedded Systems Design Platform / Structured ASIC ESL Design ESL Design Standards & Best Practice Structured ASIC Verification IP Main On Cores Embedded Systems EDA Tools IP Cores Tool Demos D&R Partners Research / Market Reports Events Calendar Webcasts / Podcasts Online Bookstore


Maxim Integrated Products and Altera Offer a Simple, Cost-Effective Solution to Protect FPGA Designs


Related News

Related

Breaking News

Most Popular (Updated Daily)

SUNNYVALE, CA--Apr 29, 2008 -- Maxim Integrated Products  announced today that their 1-Wire secure memory devices have been chosen by Altera Corporation for a new security solution that adds additional security to designs using the Altera Cyclone® III and Cyclone II FPGA families.

Maxim's secure memory devices, priced at less than $1.00 (1000-up), incorporate both the Secure Hash Algorithm (SHA-1), a thoroughly scrutinized public hash protocol developed by National Institute of Standards and Technology (NIST), and the cost-effective 1-Wire® interface. This combination of technologies results in an elegant challenge-and-response authentication scheme that prevents unauthorized cloning of OEM FPGA designs.

The security solution utilizes a challenge-and-response-based authentication (identify friend or foe, or IFF) sequence between the FPGA and a 1-Wire secure memory device to differentiate between an authorized and a cloned environment. An authorized environment or product incorporates a 1-Wire secure memory, which has the correct OEM secret key. Once the FPGA determines that it is communicating in an authorized environment, it transitions to normal operation by enabling all the functions defined by the customer-specific configuration code stored in the SRAM. If the authentication sequence fails, the FPGA can either disable system operation or set system operation to reduced functionality.

Maxim's 1-Wire secure memories use the SHA-1 protocol, which has been thoroughly scrutinized and certified by the cryptographic community. We believe that SHA-1's public nature gives Maxim's secure memory devices more credence than solutions based on proprietary and private security algorithms that typically rely on "security by obscurity." Compared to authentication products which are based on encryption algorithms, Maxim's SHA-1 based security solutions are subject to significantly lower export restrictions, making them ideal for products that have broad international distribution.

Maxim's 1-Wire bus is a simple signaling scheme that combines data and power for device operation onto a single bus and ground return. This clever communication scheme allows designers to add memory, authentication, and mixed-signal functions while minimizing system interconnect. Learn more about 1-Wire at www.maxim-ic.com/1-Wire.

The complete FPGA security reference design is available on Altera's website. For an online presentation of how this security solution works, please visit www.maxim-ic.com/Cyclone.

Maxim Integrated Products, a two billion dollar company, designs and manufactures ICs for analog and mixed-signal applications. The company has designed over 5400 products, more than any other analog semiconductor company, in the 25 years since its founding.

Altera's programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate, and win in their markets. Find out more at www.altera.com.




   

Contact Maxim Integrated Products

Fill out this form for contacting a Maxim Integrated Products representative.

Your Name:
Your E-mail address:
Your Company address:
Your Phone Number:
Write your message:
   

 



E-mail This Article Printer-Friendly Page



list: -1223696225.33 seconds
detail: 0.000244855880737 seconds
prov: 0.000334978103638 seconds
end_new