No nanoelectronics technology can replace CMOS until 2030, says TI exec
EETimes Europe (10/02/2008 7:44 AM EDT)
SOPHIA ANTIPOLIS — Fifty years ago, Jack St. Clair Kilby, working for Texas Instruments Inc. (Dallas, Texas), invented the integrated circuit. At the SAME Forum, in the Science Technological Park of Sophia Antipolis, South of France, Dennis Buss, chief scientist at TI, gave a retrospective look and a prospective analysis of the semiconductor industry as Moore's law is expected to stagnate toward the end of the next decade.
Looking back on 38 years of history, and more precisely 38 years of semiconductor scaling, Buss highlighted that, at every generation, feature size shrinks by 70 percent, transistor density doubles, wafer cost increases by 20 percent, and chip cost comes down by 40 percent. Generations, he continued, occur regularly, on average, every 2.9 years over the past 35 years. Recently, it has occurred every 2 years.
E-mail This Article | Printer-Friendly Page |
Related News
- Intel says no LTE-processor integration until 2014
- Total Revenue of Global Top 10 IC Design Houses for 3Q22 Showed QoQ Drop of 5.3%; Broadcom Returned to No. 2 Spot in Revenue Ranking by Overtaking NVIDIA and AMD, Says TrendForce
- Former Intel exec to lead Arm's automotive and embedded business
- CEA-LETI Develops Circuits for Neuromorphic Processors That Replace CMOS Transistor-Based Tcam Memory With Rram-Based Tcam Memory
- Gartner Says Huawei Secured No. 2 Worldwide Smartphone Vendor Spot, Surpassing Apple in Second Quarter 2018
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance