Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
ARM tips plans for Swift and Sparrow processor cores
(02/03/2009 9:49 AM EST)
LONDON — ARM Holdings plc (Cambridge, England), a licensor of processor-related intellectual property, has disclosed plans for processor cores to be introduced into its Cortex range, codenamed Swift and Sparrow.
Swift is a low-cost, low-power follow-on to the Cortex M3 microcontroller and Sparrow is aimed at the real-time applications catered for by the Cortex-R family of cores, the company's chief executive told analysts at a conference organized for analysts to discuss ARM's fourth quarter and full year financial results.
E-mail This Article | Printer-Friendly Page |
|
Arm Ltd Hot IP
Related News
- ARM tips plans for next-generation processor
- Nordic Semiconductor and Arm reaffirm partnership with licensing agreement for latest low power processor designs, software platforms, and security IP
- Faraday Announces Plans to Develop Arm-based 64-core SoC on Intel 18A Technology
- Renesas' New Ultra-High Performance MCUs are Industry's First Based on Arm Cortex-M85 Processor
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process