Altera Eases Development of 40-nm FPGAs with Stratix IV GX FPGA Development Kit
Enables Implementation of PCIe Gen2 and Other High-Speed Serial Interfaces in Stratix IV GX FPGAs
San Jose, Calif., June 3, 2009—Altera Corporation (NASDAQ: ALTR) today announced availability of the Stratix® IV GX FPGA Development Kit. The kit features hardware and software solutions for the rapid creation of designs using Altera's high-performance 40-nm Stratix IV GX FPGAs with integrated 8.5-Gbps transceivers. The development kit provides an ideal environment for designing and testing high-speed serial interfaces, such as PCI Express (PCIe) Gen2, with up to x8-lane configurations.
The Stratix IV GX FPGA Development Kit offers a complete PCIe Gen2 end-point hardware design package, featuring a PCI-SIG-compliant board and two PCIe Gen2 hard intellectual property (IP) cores in the Stratix IV GX FPGA. A PCIe high-performance reference design that demonstrates both the software and hardware elements of a PCIe system is available for download on the Altera® website. The two elements of this reference design communicate with drivers created using Jungo's PCIe WinDriver tool forming a fully functional PCIe system. Several other popular protocols are supported by the development kit through the use of high-speed mezzanine cards available from Altera partners, including 10 Gigabit Ethernet (10 GbE), CPRI, OBSAI, SAS/SATA and Serial RapidIO® (SRIO).
“We work closely with Altera to ensure our PCIe WinDriver development toolkit complement and work seamlessly with the PCIe hard IP cores in Stratix IV GX FPGAs," said Ophir Herbst, general manager of Jungo's connectivity business unit. "Our proven software drivers in combination with Altera's Stratix IV GX FPGA Development Kit provide our mutual customers a complete environment to design and implement leading-edge PCIe 2.0 x8 solutions.”
The Stratix IV GX FPGA Development Kit provides customers with industry-leading innovations within Stratix IV GX FPGAs, including 36 full-duplex transceivers (24 of which operate at up to 8.5 Gbps), two PCIe hard IP blocks, 230K logic elements (LEs) and 13.9 Mbits of embedded memory. The development kit features a Stratix IV GX EP4SGX230 FPGA-based development board, a one-year license of Quartus® II Software, Development Kit Edition and access to Altera's MegaCore® IP library including the Nios® II Embedded Design Suite.
Pricing and Availability
The Stratix IV GX FPGA Development Kit currently is available and priced at $4,495. To learn more about this kit, or to purchase, visit www.altera.com/pr/sivgxkit. For more information on Stratix IV FPGAs, contact your local Altera sales representative or visit www.altera.com/pr/stratix4.
About Altera
Altera programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera’s FPGA, CPLD and ASIC devices at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera's 40-nm Stratix IV GX FPGAs Achieve PCI-SIG Compliance for the PCI Express 2.0 Architecture
- Altera Transitions its 40-nm Arria II GX FPGAs to Production
- Altera Ships Stratix IV E FPGA Development Kit Featuring a 530K Logic Element FPGA
- Altera's Stratix IV GX FPGAs Move to Volume Production
- Altera's Stratix IV GX FPGAs Deliver Unprecedented Performance for Sumitomo Electric Industries' LDPC System
Breaking News
- Arm revenues up 47%; shares fall
- Sondrel awarded new Video Processor ASIC design and supply contract for a leading provider of High-Performance Video systems
- X-Silicon Announces a NEW Low-Power Open-Standard Vulkan-Enabled C-GPU™ - a RISC-V Vector CPU Infused with GPU ISA and AI/ML acceleration in a Single Processor Core
- Softbank reported to be in talks to buy Graphcore
- VESA Elevates PC and Laptop HDR Display Performance with Updated DisplayHDR Specification
Most Popular
- Synopsys Enters Definitive Agreement to Sell its Software Integrity Business to Clearlake Capital and Francisco Partners
- Fabless semiconductor startup Mindgrove launches India's first indigenously designed commercial high-performance MCU chip
- sureCore announces successful tape-out of cryogenic IP demonstrator
- Siemens delivers end-to-end silicon quality assurance for next-generation IC designs with new Solido IP Validation Suite
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
E-mail This Article | Printer-Friendly Page |