1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Perfectus Announces Availability of Industry’s Most Powerful SystemVerilog-Based OVM-Compliant PCI Express 3.0 Verification IP
Jan. 5, 2010 -- Perfectus Technology, Inc., the leading provider of highest quality verification IPs for many industry standard protocols, today announced availability of SystemVerilog-based and Open Verification Methodology (OVM)-compliant PCI Express Gen3 verification IP (Genie-PCIe3 VIP) to help designers accelerate the verification of PCI Express Gen3-based products.
Genie-PCIe3 features a complete set of intelligent verification components for verifying PCI Express 1.1/2.0/3.0 and SR-IOV-based designs and it works in any verification environment, including SystemVerilog and OVM methodology. The Root complex and End Point Models, Comprehensive Test Suite for unit level and System Level testing and Interface Inspector help in ensuring robust verification, maximum functional coverage, complete protocol compliance and error testing. The VIP has a rich set of constrainable parameters, sequence library, powerful error injection capabilities, APIs and Callbacks for user configurability. The VIP is configurable and extensible to satisfy each specific verification environment's requirements.
Genie-PCIe3 is fully compliant to the PCI Express Gen3 with features that are far superior to any other solution available in the market. The Test Suite, along with Interface Inspector, provides developers the ability to comprehensively test PCI Express Gen3 Root Complex, Endpoint, Switch, SR-IOV Endpoint, and PHY designs against the vast requirements set forth by the PCIe Gen3 specification.
"We are committed to work with our IP, FPGA, ASIC and SOC customers to provide a total chip, controller, and PHY verification solution for the evolving PCIe 3.0 standard to lower their risk and time to market associated with bringing next-generation products to market, while delivering robust and superior solutions," said Sheetal Kammaje, Marketing Manager of Perfectus.
The important feature of this product is the statistical reports generated by the Genie-Interface-Inspector. Reports include a Functional Coverage report which helps to identify what functionality has been tested; an Error Inspection report which specifies the errors that were tested and errors that were not tested; a Protocol Inspection report which shows the percentage of PCIe 3.0 specification compliance; and a Features Coverage report which shows the percentage of features covered.
"We are pleased that Perfectus has made available the first OVM-tested PCIe 3.0 verification IP validated to run on the Questa® verification platform," said Dennis Brophy, director of strategic business development, Mentor Graphics Corporation. "As an active member of the Mentor Questa Vanguard Partnership program, Perfectus works with us to improve design and verification productivity."
Availability and Additional Information
PCIe Gen3 VIP is available immediately. For more details on pricing and evaluation, please contact Perfectus at 408-748-8900, x5651.
For more information about Perfectus verification IP products, please email us at sales@Perfectus.com or visit our website at www.Perfectus.com.
About Perfectus
Perfectus is a leading provider of very high quality and completely configurable Verification IPs. Perfectus has been consistently providing the semiconductor industry with outstanding VIPs ensuring a first pass success on the chip. Perfectus offers several Verification IP products which include AMBA: AHB, APB & AXI, Ethernet, Fiber Channel, I2C, ONFi, PCIe 3.0 and 2.0, SAS, SATA, SMBus, SPI 4.2, ONFI, USB3.0 and USB 2.0.
|
Search Verification IP
Related News
- Perfectus Announces Industry's First SystemVerilog-Based OVM Compliant SuperSpeed USB Verification IP for USB 3.0 Protocol
- Cadence Announces Development of OVM Verification IP for USB 3.0 and PCI Express 3.0 High-Speed Protocols
- PLDA and PerfectVIPs, team up to provide the industry's fastest and most reliable IP/VIP Solution for ASIC Based on the PCI Express 3.0 Specification
- nSys Announces Functional Coverage Test Suites for Upcoming PCI Express 3.0 Specification
- Cadence Introduces the EDA Industry's First Verification Solution for PCI Express 3.0
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |