Research project looks to repairing working chips
Nicolas Mokhoff, EETimes
3/15/2011 10:36 AM EDT
MANHASSET, NY -- Crisp consortium researchers are demonstrating a self-testing and self-repairing chip at the DATE2011 conference in Grenoble this week.
The consortium consists of a team of four companies and two universities in The Netherlands, Germany, and Finland which is developing a gracefully degrading chip while the IC is still operationally functional.
A run-time resource manager self-repairs the chip and reconfigures the chip's tasks to fault-free parts in real time.
E-mail This Article | Printer-Friendly Page |
Related News
- Virage Logic readies self-repairing embedded memory
- Biden-Harris Administration Announces Over $5 Billion from the CHIPS and Science Act for Research, Development, and Workforce
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- Creonic Participates in 6G Research Project Led by Deutsche Telekom
- Flex Logix Collaborating with Microsoft to Help Build Secure State-of-the-Art Chips for US Department of Defense (DoD)
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process