New Analog Bits Display SerDes Reduces Footprint, Power & Cost
Saves up to 700 milliwatts on Flat Panel Display SOCs
Mountain View, CA, March 18, 2011 – Analog Bits, the Integrated Clocking and Interface IP leader, today unveiled an application specific Display SerDes (Serializer/Deserializer) IP that reduces area by up to 25 times, die-costs up to 25% and power consumption by 700mW. The new IP is silicon-proven and available immediately.
The Analog Bits Display SerDes is designed specifically for next generation flat panel displays, integrating a low power macro with a fine resolution, low jitter video clock to drive new video standards such as V-by-One HS®.
Analog Bits has achieved these technology milestones by customizing the IP’s analog macro to market specifications. The Display SerDes can now be successfully ported to 90nm 65nm and 40nm designs.
One of the key Display SerDes’ features is its ability to maximize the V-by-One standard. V-by-One HS is a low power interface display chip standard from THine Electronics, Inc. that reduces power, lowers component costs and extends connection ranges. Major display manufacturers worldwide have adopted V-by-One HS. Analog Bits innovative programmable approach aligns with V-by-One and other video interface standards making it ideal for a wide variety of flat panel display applications.
“Our clocking and interconnect products have long held a reputation for high quality – especially in video,” commented Mahesh Tirupattur, Executive VP of Analog Bits.
“Integrating our new low-power, high-bandwidth SerDes has resulted in a compelling solution for this growing market.”
For information on the Display SerDes, please visit www.analogbits.com/displaySERDES.php
About Analog Bits:
Founded in 1995, Analog Bits, Inc. is the leading supplier of integrated timing and interconnect IP. Products include precision clocking macros such as PLL’s & DLL’s, programmable interconnects such as multi-protocol SERDES/PMA and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions IP fabricated in customer silicon from 0.35-micron to 28-nanometer processes, Analog Bits has the heritage of "first time working silicon" at merchant foundries and IDMs. For more information visit www.analogbits.com
|
Related News
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits' Half Power SERDES Demonstrated at DesignCon
- Analog Bits Unveils Industry's Lowest Power 40nm High Bandwidth SerDes
- CEA-Leti & Dolphin Design Report FD-SOI Breakthrough that Boosts Operating Frequency by 450% and Reduces Power Consumption by 30%
Breaking News
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |