Sidense Exhibiting at TSMC 2014 North American Technology Symposiums
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada and San Jose, Calif -- April 16, 2014 -- Sidense will be exhibiting at the North American TMSC Technology Symposiums and discussing its low-cost, secure and reliable 1T-OTP non-volatile memory (NVM) IP, available from 180nm to 20nm including HV and BCD process nodes.
Where and When
San Jose, CA
Tuesday, April 22, 8AM-5:30PM
San Jose McEnery Convention Center
150 West San Carlos Street
San Jose, CA 95113
Booth #201
Boston, MA
Tuesday, April 29, 9:30AM-5:30PM
Westin-Waltham Boston
70 3rd Ave
Waltham, MA 02451
Austin, TX
Thursday, May 1, 9:30AM-5:30PM
Hilton Austin
500 East 4th Street
Austin, TX 78701
For more information or to schedule a meeting with Sidense please contact:
Jim Lipman
jim@sidense.com
925-606-1370
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 115 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 110 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution for more than 350 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
About the TSMC Technology Symposiums
Join the 20th annual TSMC Technology Symposiums and get first-hand updates on TSMC's advanced and specialty technologies, advanced backend capabilities and future development plans.
|
Related News
- Sidense Exhibiting at TSMC 2017 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2016 North American Technology Symposiums
- Sidense Exhibiting at TSMC 2015 North American Technology Symposiums
- Sidense Exhibiting Secure and Reliable 1T-OTP at TSMC 2016 China and Taiwan Symposiums
- TSMC FINFLEX™, N2 Process Innovations Debut at 2022 North American Technology Symposium
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |