TVS VIPs accelerate adoption of latest MIPI standards
November 27, 2014 -- TVS, a contributor member of the MIPI Alliance, has developed a diverse portfolio of MIPI Verification IPs (VIPs) which cater to multiple segments of the mobile market. TVS MIPI VIPs are proven in different development environments and are easily customizable for additional customer requirements.
TVS has established a track record as a well-known supplier of MIPI VIPs with some of the major milestones being:
- One of the first suppliers to introduce LPDDR4 VIP
- VIPs proven at many of the top-20 semiconductor firms
- Early supplier of RFFE, DPHY and DSI VIPs
The Verification IP (VIP) supplied by TVS follows a well-defined development process that starts with a feature extraction based on the interface specification from the MIPI Alliance. Not only does this provide a common start point with the client but importantly, an independent development of the VIP. All the VIP deliverables are also linked to the specification through the feature extraction, thus making it easier for users to understand the objectives of the VIP.
TVS has extensive experience in VIP development. With a VIP suite that includes VIPs for Networking, ARM-based protocols, MIPI, Memory & Storage and Universal Serial IO, TVS specializes in providing off the shelf VIP components that can be easily integrated into customer SoC Verification environments at block level and SoC level.
For more details of the TVS MIPI Verification IP suite, contact us at
sales@testandverification.com
|
Related News
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
- TVS releases one of the first C-PHY VIP solutions in the market
- Cadence Accelerates Adoption of Emerging Mobile Standards With Expanded Verification IP Portfolio
- Elevate Your Display and Camera SOC Capabilities with our latest Silicon Proven MIPI C-D Combo Tx/Rx PHY and DSI Controller IP Cores
- Cadence Delivers 13 New VIP and Expands System VIP Portfolio to Accelerate Automotive, Hyperscale Data Center and Mobile SoC Verification
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |