New AXI4 VIP Suite to improve FPGA and SoC reliability for ARM-based designs
eInfochips to enable companies using the popular ARM architecture with AMBA® 4 AXI4 Verification IP
Ahmedabad, 3 March 2015: eInfochips, a leading Product Engineering Services provider has announced the availability of the AXI4Verification IP (VIP) to improve reliability of FPGA and SoC designs based on the popular ARM AMBA 4 architecture. The solution already supports AXI4 and AXI4-Lite, and will have AXI4-Stream variantavailable in Q1 FY16. It is ideal for companies that design complex, high-performance devices, to ensure robust standards-compliant AXI4 implementation. The eInfochips AXI4 VIP is a plug-and-play solution developed in SystemVerilog, and is available for OVM, VMM and UVM verification methodologies.
Parag Mehta, the Chief Marketing and Business Development Officer at eInfochips said, “Reliability is non-negotiable in the semiconductor industry, and so is time-to-market. We are key enablers for both these parameters for leading global corporations. Our VIPs, combined with our verification, implementation and DFT services have enabled more than 150 tape-outs already.”
ARM AMBA-based AXI4 Protocol and AXI4 VIP
AXI4 is anAMBA-based protocoldesigned specifically for high bandwidth and low latency performance. It is majorly deployed as a system interface in a majority of networking, storage, computing, consumer and IoT applications.The eInfochips AXI4 VIP supports functional coverage for checkers to ensure the IP/RTL behaviour is continuously monitored. For faster debug cycles, eInfochips AXI4 VIP has features such as TRANSACTION TRACKER and BANDWIDTH MONITOR.
The eInfochips AXI4 VIP can be introduced to an existing verification environment as a retrofit, given that it is designed with SystemVerilog and supports OVM, VMM and UVM. The complete feature set and specifications data sheet can be found here.
Custom VIP Development Services
eInfochips has developed more than 32 VIPs for the world’s leading EDA tools, as well as other companies. The team has hands-on design experience on VIPs for key protocol standards like MIPI, USB3.0, DDR3, HDMI and eMMC. VIPs designed by eInfochips power the development of hundreds of ASIC, SOC and FPGA devices.
About eInfochips
eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.
|
Related News
- Cadence and Arm Deliver First SoC Verification Solution for Low-Power, High-Performance Arm-Based Servers
- eInfochips shortens verification cycles and improves reliability for ASIC and SoC designs with Verification IPs
- Microsemi Announces System Builder Design Tool for ARM-based SmartFusion2 SoC FPGA Designs
- Axis Systems Unveils XoC HW/SW Co-Verification for ARM-based SoC Designs
- Microchip FPGAs Speed Intelligent Edge Designs and Reduce Development Cost and Risk with Tailored PolarFire® FPGA and SoC Solution Stacks
Breaking News
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |